DIGITAL LOGIC & COMPUTER ORGANIZATION (DL&CO)

LECTURE NOTES

II B.Tech (CSE, AI&DS, AI&ML)



Prepared By

Mrs. A.SAHITHI

Asst. Prof., Dept. of ECE

Department of

ELECTRONICS & COMMUNICATIONS ENGINEERING

ANNAMACHARYA INSTITUTE OF TECHNOLOGY & SCIENCES, KADAPA

Utukur (P), C. K. Dinne (V&M), Kadapa, YSR Dist.

II Year B.Tech., I Semester

L	T	P	С
3	0	0	3

(23HES0402) DIGITAL LOGIC & COMPUTER ORGANIZATION

Course Objectives: The main objective of the course is to

- Provide students with a comprehensive understanding of digital logic design principles and computer organization fundamentals
- Describe memory hierarchy concepts
- Explain input/output (I/O) systems and their interaction with the CPU, memory, and peripheral devices

Course Outcomes: After completion of the course, students will be able to

- Differentiate between combinational and sequential circuits based on their characteristics and functionalities. (L2)
- Demonstrate an understanding of computer functional units.(L2)
- Analyze the design and operation of processors, including instruction execution, pipelining, and control unit mechanisms, to comprehend their role in computer systems.(L3)
- Describe memory hierarchy concepts, including cache memory, virtual memory, and secondary storage, and evaluate their impact on system performance and scalability. (L3)
- Explain input/output (I/O) systems and their interaction with the CPU, memory, and peripheral devices, including interrupts, DMA, and I/O mapping techniques. (L3)
- Design Sequential and Combinational Circuits(L6)

UNIT-I:

Data Representation: Binary Numbers, Fixed Point Representation, Floating Point Representation, Number base conversions, Octal and Hexadecimal Numbers, Complements, Signed binary numbers

Digital Logic Circuits-I: Basic Logic Functions, Logic gates, universal logic gates, Minimization of Logic expressions. K-Map Simplification, Combinational Circuits, Decoders, Multiplexers

IINIT_II•

Digital Logic Circuits-II: Sequential Circuits, Flip-Flop Conversions, Binary counters, Ripple counters

Basic Structure of Computers: Computer Types, Functional units, Basic operational concepts, Bus structures, Software, Performance, multiprocessors and multi computers, Computer Generations, Von- Neumann Architecture

UNIT-III:

Computer Arithmetic: Addition and Subtraction, Multiplication Algorithms, Design of Fast Adders, Multiplication of Positive Numbers, Signed-operand Multiplication, Fast Multiplication, Integer Division, Floating-Point Numbers and Operations

Processor Organization: Fundamental Concepts, Execution of a Complete Instruction, Multiple-Bus Organization, Hardwired Control and Multi programmed Control

UNIT-IV:

The Memory Organization: Basic Concepts, Semiconductor RAM Memories, Read-Only Memories, Speed, Size and Cost, Cache Memories, Performance Considerations, Virtual Memories, Memory Management Requirements, Secondary Storage

UNIT-V:

Input /Output Organization: Accessing I/O Devices, Interrupts, Processor Examples, Direct Memory Access, Buses, Interface Circuits, Standard I/O Interfaces

Textbooks:

- 1. Computer Organization, Carl Hamacher, Zvonko Vranesic, Safwat Zaky, 6th edition, McGraw Hill, 2023.
- 2. DigitalDesign,6thEdition,M.Morris Mano,PearsonEducation,2018.
- 3. ComputerOrganizationandArchitecture,WilliamStallings,11thEdition,Pearson, 2022.

Reference Books:

- 1. Computer Systems Architecture, M.Moris Mano, 3rd Edition, Pearson, 2017.
- 2. Computer Organization and Design, David A. Paterson, John L. Hennessy, Elsevier, 2004.
- 3. FundamentalsofLogicDesign,Roth,5thEdition,Thomson,2003.

OnlineLearningResources:

https://nptel.ac.in/courses/106/103/106103068/

UNT7 - 1

DATA REPRESENTATION

Digital Systems: Digital Systems are systems that process and represent information in digital form, using discrete Values such as Os and Is to represent data, rather than continuous signal, like analog systems. Examples of Digital Systems include:

Computers (H/W & S/W), Mobile devices, Digital circuits, Microcontrollers, Digital Comeras, Digital signal præssors, personal, handheld, touch-screen devices etc.

Advantages: High Accuracy, Fast processing and transmission of data, Easy storage and retrieval of data, low noise, High reliability, Flexibility, Ability to perform complex -tasks and Calculations.

Limitations: Digital noise and evors, Depends on software and hardware reliability, cyber security risks etc.

Digital Circuits: Digital Circuits are electronic circulti that process and control digital signal, -that have only two distinct values, represented by Os and 1s. These carcuits are the building block of digital systems and one used in a wide mange a applications.

- They are Computers and Laptops, Smartphones and -tablets, Digital watches and clocks, Calculators and Alus, Digital logic gates and Flip-flops, Counters and timers etc.
 - * Digital circuits are designed using various logic pates and circuits, such as: AND, OR, and NOT gates, NAND, NOR and XOR gates, Flip-flops Multiplexers and domultiplexery etc.
 - * By using various techniques and tooks such as Boolean Algebra, Logic gates and circuits, Truth tables, K-maps, digital circuits are designed.
 - > Data Representation in digital systems can be categorized into several-type as Numeric, character, smage, Audio, video, Text.

Numeric representation refers to the way numbers one represented in digital systems.

Common Representations are Binary, Decimal, Heradecimal octal, Fixed-point, Floating-point, signed, unsigned.

Binary Numbers: Binary numbers are a way of representing Information using only two digits: 0 & 1.

Binary numbers are made up of bits (as & 1s)

Each bit can have one of two values: 0 of 1

Binary numbers can be used to represent Integers, Fractions, Characters, Instructions.


Radix (a) Base;

It specifies the number of symbols used for a particular number systems.

Radix point:

In any number system, the radix point specifies the dividing line between the Integer point and fractional point.

The base (31) radix of binary numbers is 2. The binary number system is also Called ay radix-2 number system 31 base-2 number system. The binary point in a binary number separate the Integr part and fractional part



In Binary number system, the weights one expressed in terms of the powers of 2.

By adding each digit multiplied by its respective weight in the given binary number, we can obtain the decimal equivalent number.

Ex: Consider a decimal number 7,392 which represents a quantity equal to 7 thansands, plus 3 hundreds, plus 9 tens, plus 2 units
7,392 can be written as

7×103+3×102+9×101+2×10°

The decimal number system is said to be of base or radix 10, because it uses 10 digits

In a decimal number, the left most digit which has the highest weight is called as Most significant Digit (MSD) and the right most digit that has the lewest weight is called as Least significant Digit (LSD).

En: The birdony equivalent of 7,392 is Consider a binary number $2\frac{11392}{21696}$ is 26.75 $2\frac{848}{949}$ $1\times2^{4}+1\times2^{3}+0\times2^{2}+1\times2^{4}+1\times2^{2}$ $2\frac{194}{212}$ $2\times2^{6}+1\times2^{7}+1\times2^{7}$ $2\frac{196}{53}$ $2\frac{196}{53}$

In general, a number expressed in a base-r system has co-efficients multiplied by powers of r'.

an rn+an, rn-1+ --- ag r3+a, r+ ag+
a, r++ a, r-9+ -- +am r-m.

The co-efficients as range from 0 to r-1.

Ex. of a base-5 number is

 $(4021.2)_5 = 4x5^3 + 0x5^2 + 2x5^1 + 1x5^0 + 2x5^{-1}$ = $(511.4)_{10}$

The co-efficient values for base-5 can be only 0,1,2,3 & 4.

The octal number system is a base-8 system that have 8 digits 1, 0,1,2,3,4,5,6,7.

61: (127.4) = 1×82+2×8+7×8°+4×8-1

Note that the disity 8 & 9 cannot approp

when the base of the number is greater than 10, the lettery of the alphabet are used to supplement the 10 decimal digits.

Cattery A,B, C,D, E&F are used for the

The digity of 10, 11, 12, 13, 14 & 15 respectively.

(B65F)6 = 11×163+6×162+5×16+15×160

= (46,687)10.

The Conversion from binary to decimal can be obtained by adding only the numbers with powers of two corresponding to the bity that are equal to 1.

 $G: (110101)_{2} = 32$ $= 1 \times 2^{5} + 1 \times 2^{4} + 0 \times 2^{3} + 1 \times 2^{2} + 0 \times 2^{1} + 1 \times 2^{6}$ = 32 + 16 + 4 + 1 $= (53)_{10}$

Fixed-point Representation:

Real numbers can be represented in Computer in two ways.

1. Fixed point nepresent. 2. Floating point nepresent.

1) Fixed-point

In this representation, the decimal Point is placed in a direct place.

-A number ending with a decimal point is called a whole number/Integer and a number standing

with a decimal point is called a fraction.

Ex: 45.00 - Whole number/Enteger

0.45 - Fraction number

0.1011 - Fraction number

23.25 - 23 is the whole number/Integer
25 is the fraction number

@ Floanting point Representation

In this representation, the position of the decimal point is not specified. By this, a number can be expressed in different ways.

ex:) (435)10, this number can be expressed as 435×10° 81 435×10' 81 4.35×10° etc.

when the radix point/binary point is Shifted to left by a 1 bit position, the exponent will be increased by 1'.

When the radix point/binary point is shifted to right by a 1 bit position, the exponent will be decreased by 1'.

(537.25)₁₀ > Mxx^e M- Mantissa, e-> exponent 0.53725×10³ · Y- Yadix

Number Base Conversions:

The conversion of a decimal number in base lot to a number in base of is done by dividing the number and all successive quotients by r and accumulating the remainders.

Ex: convert Octimal 41 to binary.

2) Convert Decimal 153 to octal.

Here Decimal 153 is of base 10'

Required base 85 '81, Hence 153 is divided

by 18' successively

3) Convert (0.6875), to binary

Conveyion of given downal of action to binary is done by a method of multiplication to get a new fraction until the fraction becomes '0' 31 the number of disits are sufficient.

0.6875
$$\times 2 = 1.3750 \Rightarrow 1$$

0.3750 $\times 2 = 0.37500 \Rightarrow 0$
0.3750 $\times 2 = 0.75000 \Rightarrow 0$
0.7500 $\times 2 = 0.50000 \Rightarrow 0$
0.5000 $\times 2 = 0.5000000 \Rightarrow 0$

4) Convert (0.513) to octal.

$$(0.513)_{10} \rightarrow \text{Required Radix'8'}$$
 $0.513 \times 8 = 4.104 \Rightarrow 4$
 $0.104 \times 8 = 0.832 \Rightarrow 0$
 $0.832 \times 8 = 6.656 \Rightarrow 6$
 $0.656 \times 8 = 5.248 \Rightarrow 5$
 $\therefore \text{Here } 4 \text{ dists are sufficient,}$
 $(0.513)_{10} = (0.4065)_{0}$

practise problem.

1) Convert (117.23) to Octal.

-AM. (65 - 1656)

Octal and HoxaRecimal Numbers

The convention from and to binary, octal, and hexadecimal number plays an important role in digital computers because shorter patterns of hex characters are easier to necognize than long patterns of 1's & ds.

Since 23 = 8 & 24 = 16, each octal disit corresponds
to 3 binary disits and each hexaderimal disit
Corresponds to face benavy disits.

The first 16 numbers in decimal, binary octal & heradecimal number systems are listed in table.

Decimal base-10	Binary bases	octal base 8	Hexadecimal base 16
00	0000	00	0
01	0001	01	1
02	0010	02	2
03	0011	03	3
04	0010	04	4
05	0001	05	5 6
06	0110	06	6
07	0111	٥٦	8
08	1000	10	8
09	1001		7
10	1010	12	Λ
11	1011	13	В
12	1100	14	C
13	1101	15	9
14	1110	16	1911 €
15	1111	17	F

(1) Conversion from Briany to octal number

This Conversion is done by poutstioning the binary number into groups of three disits each, starting from the binary point and proceeding to the left and to the right.

The corresponding octal disit is then assigned to

each group.

Ex: convert binary (10110001101011. 111 100 000 110) anto extal number.

10110 001 101 011 . 111 100 000 110 5 3 7 4 0 6 => (26153.7406) g.

(ii) Convension from Binary to Hexadecimal number

This conversion is done by partitioning -the binary number into groups of four disits each,

Starting from the binary point and proceeding to

the left and to the quight.

The corresponding hexadecimal digit is then assigned to each group.

-Hexadecimal number

iii) Conversion From Octal 81 -Hexadecimal to

In case of octal number, each octal disit is convented to its three digit binary aquivalent. similarly, each thexadecimal dist is convented to its four thigit binary equivalent.

673.124

=> (110111011.001010100)2

2) -Hexa to bindary
(306.0)16 => (?)

3 0 6 ° D

0011 0000 0110 1101

> (0011 0000 0110.1101),

Practise problems:

1) Find the binary representation of (135) 10

-Ans: (135) (1000 011)

2) Find the octal nepsesantation of (135)10 -Ans: (135)10 - (207)8

3) Convert the following numbers with the indicated bases to decimal.

a) (102)4 b) (5134)6 c) (9762)14 d) (206)9

4) Convert the hexadecimal number DB4F to binary, and then convert it from binary to octal.

5) Explose the following numbers in decimal.

a) (10001.101)2 b) (52.5)16

c) (342.54)8 d) (101010.101),

really fall remaindered to the persons of the professional

Address of the state of the sta

the state of the s

the state of the s

many of the second seco

The state of the s

COMPLEMENTS

Complements are used in digital computers.

To simplify the subtraction operation and for logical manipulation.

There are two types of complements for each base-r system. The Radix Complement and the diminished Radix Complement. The first is referred to by the r's complement and the Second by the (r-1)'s complement.

when the value of base it is substituted in the name,

the two-types are neferred to as the 2's complement

and 1's Complement to binary numbers and the

10's Complement and 9's complement to decimal numbers.

Diminished Radia Complement

Given a number N in base r having 'n' digit, the (r-1)'s complement of N, that is it diminished radix complement is defined as (rn-1)-N.

Tor decimal numbers, r=10 & r-1=9, so the 9's complement of N is (10n-1)-N. Here 10n represents a number that consists of a single 1 followed by 'n' o's. 10n-1 is a number nepresented by 'n' o's.

Ex: If n=4, we have 10n = 10,000 & 10n-1=9999

The 9's complement of a decimal number is obtained by Subtractly each digit from 9.

(x; 1) The 9's Complement of 546700 is

999999

- 546700

453299

11) The 9's Complement of 012398 is

99999

-012398

987601

For binary numbers, r= 2 & r-1=1. so the is complement of N is (2n-1)-N. Here 2n is represented by a binary number that consists of a 1 followed by 'n' o's. 2ⁿ-1 is a benony number superesented by 'n' 1's. Ex: y n=4, we have 24 = (10000) & 24-1= (1111), Thus, the is complement of a binary number is obtained by subtracting each digit from 1. Therefore, -the is complement of a bincony number is formed by changing 1s to o's & d's to 1's. Ed: i) The i's complement of 1011000 is 010011 ii) The i's complement of 0101101 is 1010010. The (r-1)'s complement of octal of hexaderimal number is obtained by subtracting each dist

from 7 81 & (decimal 15) nespectively.

practise problems:

Find (a) The diminished radix (g's) complement of (135).

(b) Find is complement of the binoary numbers
i) 11001101 ii) 10100101 iii) 01001001

Radix Complement

The x's complement of an n-digit number N in base x is defined as x^n-N for $N\neq 0$ and as 0 for N=0.

The is complement is obtained by adding 1 to the G-1)'s complement, sine M-N = (Cr^1)-N)+1.

Ex: The 10's complement of decimal 2389 is?
10's complement is obtained by adding 1 to the
9's complement value.

. . q's complement of 2389 is

-Adding 1 => + 1 7610

10's complement of (2389) is (7611).

(ii) The 2's complement of binary (101100), is ? 2's complement is obtained by adding 1 to the 1's complement value.

1's complement of benoony 1011,00 is. -Adding 1 => + 010100

Note: The complement of the complement restores the number to its original value.

practise problems:

1) Find the radix (10's) complement of (135)10

11) Find the 2's complement of binary numbers

a) 01101000 b) 10110100 c) 10100101

(ii) Find the 10's complement of decimal numbers

a) 87,000,367 b) 99,999,000

c) 56, 783,223

iv) Find the 8's complement of (1740) &

v) convert (1740), to binary.

Subtraction with &s Complement (Subtraction with &s Complement) Minuend - Subtraction (M-s)

- 1) Equate the number of digits by padding appropriate number of zerous infront of the numbers.
- 2) Find the 1's complement to subtrahend and add with Minuerd
- 3) sift carry is generated, the result is positive and the carry is discorded to get the final negult
 - 4) If cours is not openerated, the negult is negative, and the resold take 8's. Complement of the result to get the final negult.

Ex: Using 10's complement, subtract 72532-32

-Here M= 72532 { S= 3250

1) To equate, add o' at infront of 's' i.e., 03250

2) 10's Complement of 's' is obtained by

W.K.t. 10's Complement = 9's Complement +1

9's Complement of s'= 99999

-03250

-Add 1 => -11

-Add 1 => = 11 10's compledy'=> 96750 NOW -Add with 'M' 96750 + 72532 Coon 69282 3) Here, the Coop is generated, the regult is positive, Carry is discarded .. Final Result is 69282 which is positive.

practise problems

of Given the two binary numbers X = 1010100 } Y= 1000011, Pentim the subtraction

a) X-Y & b) Y-x by using 2's complements.

Suttraction with (5-1)'s Complement: Note: To do the subtraction using (r-1)'s Complement, If the carry is generated, Add that carry to the least significant digit position of the result to get the final Yesutt.

Ex: Given binary numbers X= 1010100' & Y=1000011 perform the subtraction using 1's complement. a) x-y X- y = 1010100 - 1000011

X = 1010100 1) 1's complement of Y = 0111100 -Add with X and 0010000

X-Y= 0010001.

b) Y-X = 1000011-1010100 1's comple. of X=0101011

-Add with = 1000011

of negat to get final negat.

- (1101110) => 11 - 0010001

Practise problems:

- 1) Perform the subtraction using 2's complement a) 10011-10001 b) 1001-101000
- a) 7523-4567 b) 230-1204

1 Signed Binary numbers

positive Integers (including zero) an be represented as unsigned numbers.

To represent negative integers, a minus segn is placed in the left most position.

In case of binary numbers, the sign bit is indicated as 'o' for positive is '1' for negative.

If the binary number is signed, then the leftmost bit represent the sign & the rest of the bits represent the number.

If the binary number is assumed to be unsigned, then the left most bit is the most significant but of the number.

Ex: For decimal '9', the bindery is 01001.

- Here '9' is unsigned bindery or

+9 is signed bindery because left most
bit is 'o'

The string of bits 11001 nepresent the binary equivalent of 25 considered as an unsigned number of binary equivalent of -9 when considered as a Signed number. Because the 1' in the leftmost position designates a negative of the other four bits represents binary 9.

The signed binary numbers are represented in a format Called signed Magnitude form.

In a signed binary number, the left most bet (i.e., MSB) represents the sign of the number and all the remaining bits represent the magnitude of the number.

Some of the 8-bit signed binary numbers are
+6 = 0000 0110
-14 = 1000 1110
+28 = 0001 1100
-64 = 1100 0000

In unregned birmay number, all the bits represent the magnitude.

- > If the signed binary number is negative, it can be represented in three ways
 - 1) Signed-magnitude form
 - 11) signed I's Complement form
 - iii) signed 2's Complement fam
- > If the Signed binary number is possible, then the signed magnitude from, signed is complement from all are identical.

 Representation of signed binary numbers using 2's complement and 1's complement:
 - 1) If the signed binary number is positive, the sign bit 'o' is placed for such numbers, i's complement and 2's complement are equal to signed magnitude form.

The signed binary number is negative, then the magnitude is represented in is complement (3) 2's complement from, & then the sign bit 1' is placed infrom of MSB.

Ex: Represent '-5' three ways with 8 bits:

- a) sigmed magnitude
- b) Signed 1's Complement
 - c) signed 2's Complement.

Sol: Given number is -5'

- a) Signed-magnitude with 8 bits
 1000 0101
 Signal
- b) signed is complement
- c) signed 2's complement 1's complement +1

⇒ (1111 1011)₂

Practise problem

Represent +51 & -51 In signed magnitude from, is complement & 2's complement Formats.

Table: Signal Binary numbers.

Docimal	Signed - 2's Complement	Stymed-1's Complement	Signed Mozgratude
+7	0111	0111	0111
+6	0110	0110	0110
+5	0101	0101	0101
+4	0100	0100	0100
+3	0011	0011	0011
+2	0010	0010	0010
+1	0001	0001	0001
+0	0000	0000	0000
-0	-	HITT	1 1000
-1	1111	11.10	1001
-2	1110	1101	1010
-3	1101	: 11 00	1011
-4	11 00	1011	1100
-5	1011	1010	110.1
-6	1010	1001	1110
-7	1001	1000	1111
-8	1000	-	Se Se
		100/100 1 70	8 85

Digital Logic circuity-I

Digital logic circuits are electronic circuits

that process information in the firm of binary data (os & 15)

These are the building blocks of digital systems & one designed to perform specific tasks, such as Arithmetic, logical operations, Data storage and retrieval, control & Sequencing.

The Components of digital logic circuits one Logic gates (eg. AND, OR, NOT), Flip-flops (eg. SR, D, JK, T) Counters, Registers.

B A particular digital system may define logical as a signal equal to over logic 1 as a signal equal to 5v.

Logic Grates: Logic gates are electronic Circuits that operate on one of more physical input signals to produce an output signal.

The Godes are blocks of handware that produce the captivalent of logic-18) logic-0 output signals if input logic nequirements are satisfied.

There are three basic Logic gates: AND, OR and NOT Gates

The graphic symbols used to designate three types of gates are shown in Fig.

A D Z=A+B A Do Z=A

Two input-AND Two input OR NOT Create 8)
Grate Grate Grater

AND Gate Thes logic gate performs the product of two of mole inputs. This operation is represented by a dot or by the absence of an operator.

For eq., A.B = Z & AB = Z is read "A ANDB is equal to z".

Gt means that output z=1 if and only if A=1 \in B=1. Otherwise output z=0.

The result of the operation of basic logic function of AND Grate is A.B = Z.

of two 31 more inputs. This operation is represented by a plus (+) sign.

For eq., A+B=z is nead as "A OR B is equal to z" which means output z=1, if A=1 of B=1 or B=1 or A=1 or A=1 or B=1 or A=1 or A=

If both A=0 & B=0, then Z=0.

Not combe This logic gate performs the inversion of the given input. This operation is represented by an overbon (-)/prime (!)

for eq., A' = Z ($\overline{A} = Z$) which gread as "Not B is equal to Z''

If A=1, then 2 20, but if A=0, then 2=1.

The NOT Grate is also referred as complement operation since it changes a 1-to a and a otol. Touth tables: It is a table of all possible combinations of the variables showing the relation between the inputs and outputs.

The truthtables of AND, OR & NOT age given


	AN	0		OR.	a 11 S		N	OT
A	В	A.B	A	8	A+B		A	\forall_I
0	0	0	0	0	0	(0)	0	
0	1	0	0	1	1	23	1	0
}	0	0		0	•			
1	1	1	ŧ	1	1			

In binary anothmetic, It is 10, whereas in binary logic it is It is 111.

Universal Logic Gates:

These gates one a set of logic gates that Can be combined to perform any possible logical operation.

There are two universal cogéc gates...




8. NOR Grate It is a combination of OR & NOT operations. It is the complement of OR function by a small cincle.

Small cincle.

A B Z

The Boolean function can be nepresented in a truth. -table. The number of rows in a truth table is 27, where n is the number of variable in Boolean function.



Simplification of Boolean functions:

When a boolean expression is implemented with logic gata, each team acquains a gate & each Variable within the term designates an input to that gate. A variable within a term, either in complemented form (a) in uncomplemented from is said to be a literal.

The techniques and to simplification of Boolean expression is given below

1) Multiply all variables necessary to gremove parantheis

2) Look for adentical terms only one of those terms is Inclained & all other terms are dropped.

Ex: AB+ AB+ AB : AB

3) Look for a variable & its regation in the same term. This tum can be dropped.

EXI ABCC' - AB(0) = 0

4) Lookfor pains of terms that and identical except one Variable is appearing extra in one of the two teams. Then The larger term can be dropped.

ABC'+ ABC'O'= ABC' (HO) = ABC'

5) Look for pains of terms which have the same vocatables Such that a variable in one of the term is complemented while in the other term it is not, then such terms are combined in to a single term by dropping that vaccable. Eq: ABC O+ ABC O= AC O (B+B)

= Acio

Eg: Reduce the expression for A [B+c' (AB+Aci)] sol: Given f= A [B+c' CAB+ Ac')] = A (B+C'(AB) (Ac'))

= A [B+c1 (A1+B1) (A1+c)]

= A (B+c' (A'A'+ A'C +A'B'+ B'C))

= A[B+ A'c'+ A'cc+ A'B'c'+ Bcc']

= A[B+ A'C'(1+B') +0]

= AB+ A·AIBICI

= AB.

Any Boolean function can be expressed as a sum of minterms (8) as the product of maxterms. Boolean functions expressed as a sum of minterms is known as Connected sop from a minterm cononical from 8) sum of minterms form, & Boolean functions expressed as a product of maxterms is known as canonical pos from 8) maxterms Cononical from 8) maxterms cononical from 8) maxterms cononical

Standard forms: In this, each term of a Boolean function may contain one, (31) two (31) any number of literals.

There are two types of standard forms.

- 1) sum of products form (sop)
- 2) product of sum form (pos)

The sop is a firm in which a Boolean function contains AND-terms called product terms, of one of more literally each. The sum denotes the ORing of these terms.

Eq: 41+ x4+ x4 z1

Here, three product terms 4, x9 & x/yz/
of 1 literal, 2 literaly & 3 literally suspectively,
The pos is a firm in which a Boolean function
Contains or terms called sum terms, of one of mole

literally each. The product denotes the AND ing of these terms.

Eg. Fr = x (y+2) (x+4+2+4)

of 1 literal, 2 literals & 4 literals suspectively

Conversion of sop form to canonical tom:

To convert sop form to canonical tam, steps below tollard one:

1) Find the missing literal of each product term if

2) AND each product term that has missing literal/ literals with term/terms frimed by oking the literal s its complement.

3) Expand the terms by applying distributive laws 4. notider the literal in the product terms.

u) Reduce the expression by amitting the superted product terms if any.

Eq: convert the function f(A,B,c): AB+BC+AC into

sol: Given P(A,B,C) = AB+BC+AC = AB(C+C')+(A+A')BC+AC(B+B')

= ABC + ABC + ABC + A'BC + ABC +
AB'C

f(A,B,C) = ABC + ABC + A'BC+ AB'C

P(A,B,C) = ABC + ABC + A'BC - AB'C = m7 + m6 + m3 + m5

. . Canonical sop form = Zm (3,5,6,7) - ABC + ABC + A'BC+AB'C

Canonial postam: TTM (0,1,2,4)= (A+B+c) (A+B+c') (A+B+c)

(A +B+C)

Note: The Canonical postam function form a Canonical Sop function can be written by writing the missing decimal numbers from the connanial sop fam function & vice versa.

· Canonical pos form from given pos form:

1) Find the missing literal in each sum-term if

2) OR each sum term that hay missing literal/literaly

with the team / teams formed by ANDing the Literal

3) Expand the terms by applying distribution law

& reader the literally in the sum terms.

4) Reduce the expression by omitting repeated sunderms if any.

Eq: Convert the postunction F(A,B,c) = (A+B)(B+c)(A+c) to Cononical pos form & Cononical sop form. Gaven F(A,B,C) = CA+B) (B+C)(A+C). : A+BC = (A+B)(A+C) = (A+B+CC) (AA+B+C) (A+C+BB) = (A+B+C) (A+B+C') (B+C+A) (B+C+A') (A+C+B) (A+C+B) = (A+B+c) (A+B+c) (A+B+c) (A+B+c) (A+B+c) (A+B1+c) = (A+B+C) (A+B+C')(A+B+C)(A+B+C) = Mo. M1. M4. M2 = 95M (0, 1, 2,4) Canonical pos: MM (0,1,2,4) , (A+B+c) (A+B+c) (A+B+c) (A+B+c)

Canonical Sop = Zm (3,5,6,7) = A'BC+ AB'C+ ABC'+ABC

Digital Logic Gatis:

AND Gote: An AND Grate has two of more inputs but only one output. The output will be at logic 1 State only when each of its inputs is at logic 1 state. The output is at logic o state even if one of its inputs is at Logic o' State.

The logic symbol & touth table of a two input AND Grate is shown in figure.

Gate Level Minimisation

We know that the Boolean functions can be mealized using logic gates. The total number of logic gates and literally can be neduced, if the boolean function is simplified. The simplification of a boolern-function, is required for neducing - the complexity and cost of designing of the logic concept. -> During the process of simplification using Boolean algebra,

one must know the Boolean laws, gulles, proporties and the Bloms -tholoughly. And also it is nequired to predict the successive. steps to get the simplest expression.

- The map method gives us the systematic procedure to simplify the gren Booloon function. It is also called ay Kannaugh map method 31 K-map method.

The map method was first proposed by vertch & matified by Karraigh, hence map method is also called

as veitch diagram 31 Karnaugh map.

The map method (a) Kannaugh-map (3) K-map method.

The K-map is a diagram made of square basis. Each square box is called as a cell that nepresents either a minterm da max term.

-- The simplified function produced using K-map is present in any one of the standard forms i.e., either in product of sum (1005) form of sum of products (sop) form.

The simplified function should have less number of -terms & each-term shalld have minimum number of literaly

-> A K-map contains on cells for the n-variable badeon

expression.

17- A 4- variable boolean expression contains 24=16 cells.

2 - variable K-map:

In a 2-variable K-map, there are 2=4celly each cell nepresent a mintern (81) a max-term.

A -two variable K-map with mindern representation & madeim giepresentation one as shaon beloo

with mintern represent.

A'O A'B'O A'B IT A=0=>A' A A'B O A'B' IT A=1=>A'

A'O A'B'O A'B IT A=0=>A' A A'B O A'B' IT A=1=>A'

A'O A'B'O A'B IT A=0=>A' A' A'B O A'B' IT A=1=>A'

Fig: 2- Variable K-map with

Fig: 2- variable K-map with maxterm nepresent.

3-variable K-map:

A 3- variable K-map contains 23 = 8 cells. Each Cell grepresents a minterm 31 a marcherm.

Here the manterns of maxterns one overlanged in Gray code - sequence but not in Malinary binary sequence.

The advantge of Gray code over normal bring sequence is that only one bit position is having a change between its present value to previous value 31 between its present value to its next value. The 3-vaciable K-map with mintern & martern grepresentations are

given in below figure. O NEC NEC NEC ABC ABC ABC

Fig: 3- variable K-map with minterm grepresent.

BC	arc	B+c'	B'+c'	B+c
AO	A+B+C	A+B+c	Atstel 3	A+8+C
A'I	Al+B+C	A1+8+c1 5	Al+8+d	A128+0

Fig: 3 variable K-map with martem supresent

4- variable K-map.

A 4- variable K-map contains 24=16 cells. Each Cell Contains either minterm 3) marterm.

A 4- variable K-map containing minterm representation & maxterm nepresentation one of shown

bel	00	اولم ا	do	CD	C01
A ^l B ^l A	00	AlBlc'o	A'8'c	A'8'co 3	2
A ¹ B	01	A'8c'0'	A1820 5	A'BCO	A'BCO'
Ав	IJ	ABc101	ABC'D	A8c0 15	ABCO'
AB'	10	AG1c1	AB'c'b	MB/cD	MB'col

Fig: 4- variable K-map with mintern nepresentation

200	9 C+0	C+01	c1+01	C+10
A+800	1	A+B+c+3	A+8+4+b	A+B+c+o
	AHB+CHD	A+B+C+d 5	A+8+d+d	6 AHB4
A'+B' 11	A1+18+C+9	A1+8+c+0 13	Al+8l+cl+d 15	A484449 14
AUR 10	AL+B+C+D	A1+8 +C+	Al+8+chb	A+8+c+0
10 10	8	9	п	10

Fig: 4-variable k-map with martern supresent The following-terms are defined with neglect to Kimps simplification.

poir. A group of two adjacent minterms 21 macterns is called as a pair. A pair climinates one variable from the mesultant term

From its negations term.

octer: A group of eight adjacent minterms (31) mountermy is called as an octet. An octet eliminates three variables from its groutland term.

adjacent, if their binary equivalent values are having only a one bit position change.

Because, the binary equivalent for o's 2' are having a charge only in one bit position

0:0000, 2=0010, only 2nd LSB bit is getting changed

No profession

Minimal sop form: (B) simplified . Sop form:


To get the simplified expression in sop formue have to follow the steps below

- 1) Plot the K-map of place i's in the cells corresponding to the given manterms in the given Boolean expression.
- 2) check for the is a encircle those is which are not adjacent to any other 1's. There are called as isolated is
- so check for the i's which agree adjacent to only one i' and encircle them of a pair.
- 4) Check for the 1's that one having 4-adjacent is (appad) & 8 adjacent is (octet), even if some of the i's among them are already craincled. While doing this make sure that there are leng number of groups.
- 5) Form the simplified Boolean function by Summing all the product terms of all groups.


problems: simplify the following two variable Boolean functions in sop using k-map.

- 1) f(x,y) = \(\int m(0,1,3) 2) f(A,B) = \(\int m(1,2,3)\)
- 3) f(A,B) = Zm(1,3) 4) f(x,y) = Zm(0,1,2,3)

sol: 1) Gaven Boolean function 1 (+ 17 (2) 2 m (0,1,3)



simplified sop form is obtained by summing each term of each group f(x,y) = x1+4




simplified sop form

3) Given Boolean function


simplified sor from 15 P(A, B) = B

f(x,y) = 1 = m (0,1,2,3)

an a K-map, if every cell covers a minterm for the given Boolean function, the function will be equal to writt, 1-6, P(x, y) = 1




2) Given Boolean function





3) Griven

$$F(A, B, c) = \sum m(0,1,2,3,4,5,6,7)$$
 $A = \begin{cases} 0 & 0 & 1 \\ 0 & 1 \\ 0 & 1 \end{cases}$
 $A = \begin{cases} 0 & 0 \\ 0 & 1 \end{cases}$
 $A = \begin{cases} 0 & 0 \\ 0 & 1 \end{cases}$
 $A = \begin{cases} 0 & 0 \\ 0 & 1 \end{cases}$
 $A = \begin{cases} 0 & 0 \\ 0 & 1 \end{cases}$
 $A = \begin{cases} 0 & 0 \\ 0 & 1 \end{cases}$
 $A = \begin{cases} 0 & 0 \\ 0 & 1 \end{cases}$
 $A = \begin{cases} 0 & 0 \\ 0 & 1 \end{cases}$
 $A = \begin{cases} 0 & 0 \\ 0 & 1 \end{cases}$
 $A = \begin{cases} 0 & 0 \\ 0 & 1 \end{cases}$
 $A = \begin{cases} 0 & 0 \\ 0 & 1 \end{cases}$
 $A = \begin{cases} 0 & 0 \\ 0 & 1 \end{cases}$
 $A = \begin{cases} 0 & 0 \\ 0 & 1 \end{cases}$
 $A = \begin{cases} 0 & 0 \\ 0 & 1 \end{cases}$
 $A = \begin{cases} 0 & 0 \\ 0 & 1 \end{cases}$
 $A = \begin{cases} 0 & 0 \\ 0 & 1 \end{cases}$
 $A = \begin{cases} 0 & 0 \\ 0 & 1 \end{cases}$
 $A = \begin{cases} 0 & 0 \\ 0 & 1 \end{cases}$
 $A = \begin{cases} 0 & 0 \\ 0 & 1 \end{cases}$
 $A = \begin{cases} 0 & 0 \\ 0 & 1 \end{cases}$
 $A = \begin{cases} 0 & 0 \\ 0 & 1 \end{cases}$
 $A = \begin{cases} 0 & 0 \\ 0 & 1 \end{cases}$
 $A = \begin{cases} 0 & 0 \\ 0 & 1 \end{cases}$
 $A = \begin{cases} 0 & 0 \\ 0 & 1 \end{cases}$
 $A = \begin{cases} 0 & 0 \\ 0 & 1 \end{cases}$
 $A = \begin{cases} 0 & 0 \\ 0 & 1 \end{cases}$
 $A = \begin{cases} 0 & 0 \\ 0 & 1 \end{cases}$
 $A = \begin{cases} 0 & 0 \\ 0 & 1 \end{cases}$
 $A = \begin{cases} 0 & 0 \\ 0 & 1 \end{cases}$
 $A = \begin{cases} 0 & 0 \\ 0 & 1 \end{cases}$
 $A = \begin{cases} 0 & 0 \\ 0 & 1 \end{cases}$
 $A = \begin{cases} 0 & 0 \\ 0 & 1 \end{cases}$
 $A = \begin{cases} 0 & 0 \\ 0 & 1 \end{cases}$
 $A = \begin{cases} 0 & 0 \\ 0 & 1 \end{cases}$
 $A = \begin{cases} 0 & 0 \\ 0 & 1 \end{cases}$
 $A = \begin{cases} 0 & 0 \\ 0 & 1 \end{cases}$
 $A = \begin{cases} 0 & 0 \\ 0 & 1 \end{cases}$
 $A = \begin{cases} 0 & 0 \\ 0 & 1 \end{cases}$
 $A = \begin{cases} 0 & 0 \\ 0 & 1 \end{cases}$
 $A = \begin{cases} 0 & 0 \\ 0 & 1 \end{cases}$
 $A = \begin{cases} 0 & 0 \\ 0 & 1 \end{cases}$
 $A = \begin{cases} 0 & 0 \\ 0 & 1 \end{cases}$
 $A = \begin{cases} 0 & 0 \\ 0 & 1 \end{cases}$
 $A = \begin{cases} 0 & 0 \\ 0 & 1 \end{cases}$
 $A = \begin{cases} 0 & 0 \\ 0 & 1 \end{cases}$
 $A = \begin{cases} 0 & 0 \\ 0 & 1 \end{cases}$
 $A = \begin{cases} 0 & 0 \\ 0 & 1 \end{cases}$
 $A = \begin{cases} 0 & 0 \\ 0 & 1 \end{cases}$
 $A = \begin{cases} 0 & 0 \\ 0 & 1 \end{cases}$
 $A = \begin{cases} 0 & 0 \\ 0 & 1 \end{cases}$
 $A = \begin{cases} 0 & 0 \\ 0 & 1 \end{cases}$
 $A = \begin{cases} 0 & 0 \\ 0 & 1 \end{cases}$
 $A = \begin{cases} 0 & 0 \\ 0 & 1 \end{cases}$
 $A = \begin{cases} 0 & 0 \\ 0 & 1 \end{cases}$
 $A = \begin{cases} 0 & 0 \\ 0 & 1 \end{cases}$
 $A = \begin{cases} 0 & 0 \\ 0 & 1 \end{cases}$
 $A = \begin{cases} 0 & 0 \\ 0 & 1 \end{cases}$
 $A = \begin{cases} 0 & 0 \\ 0 & 1 \end{cases}$
 $A = \begin{cases} 0 & 0 \\ 0 & 1 \end{cases}$
 $A = \begin{cases} 0 & 0 \\ 0 & 1 \end{cases}$
 $A = \begin{cases} 0 & 0 \\ 0 & 1 \end{cases}$
 $A = \begin{cases} 0 & 0 \\ 0 & 1 \end{cases}$
 $A = \begin{cases} 0 & 0 \\ 0 & 1 \end{cases}$
 $A = \begin{cases} 0 & 0 \\ 0 & 1 \end{cases}$
 $A = \begin{cases} 0 & 0 \\ 0 & 1 \end{cases}$
 $A = \begin{cases} 0 & 0 \\ 0 & 1 \end{cases}$
 $A = \begin{cases} 0 & 0 \\ 0 & 1 \end{cases}$
 $A = \begin{cases} 0 & 0 \\ 0 & 1 \end{cases}$
 $A = \begin{cases} 0 & 0 \\ 0 & 1 \end{cases}$
 $A = \begin{cases} 0 & 0 \\ 0 & 1 \end{cases}$
 $A = \begin{cases} 0 & 0 \\ 0 & 1 \end{cases}$
 $A = \begin{cases} 0 & 0 \\ 0 & 1 \end{cases}$
 $A = \begin{cases} 0 & 0 \\ 0 & 1 \end{cases}$
 $A = \begin{cases} 0 & 0 \\ 0 & 1 \end{cases}$
 $A = \begin{cases} 0 & 0 \\ 0 & 1 \end{cases}$
 $A = \begin{cases} 0 & 0 \\ 0 & 1 \end{cases}$
 $A = \begin{cases} 0 & 0 \\ 0 & 1 \end{cases}$
 $A = \begin{cases} 0 & 0 \\ 0 & 1 \end{cases}$
 $A = \begin{cases} 0 & 0 \\ 0 & 1 \end{cases}$
 $A = \begin{cases} 0 & 0 \\ 0 & 1$

Irrespective of number of variables, if a K-map contains all 1's, the simpliful function value is unity.








= 4121 + 421 = 21 4 T, XYZ+XYZ x1421+x142 = XY . F(x, 4,2) 2 x 41+x4+21 5) Guven F(A, B,c) = A'B + A'C + B'C + ABC Given function is not in Cannonial form, convert into mintern Caronical form. = A'B(C+C') + A'(B+B')C+(A+A')BC + ABC = A'BC+A'BC'+A'BC+A'B'C+ABC+A'B'C = A'BC + A'B'C + ABC + A'BC'+ AB'C = m3 + m2 + m, + m5 + m7 E Zm (1,2,3,5,7) -I A (BC+BC')

> A.A' (B'C+BC) . +(A,B,c) = AB+C AAC = C

6) Gaven F(A, B,C) = Im (1,2,4,5,6,7)



Practis Problem:

simplify Boolean function in to sop using k-map

- 1) F(A,B,C): AB+AC+ABC 2) F(X,Y,2): Zm(0,2,3,4,6,7)
- 3) F(A, B, C) = TIM(2,3,4,5) u) F(A, B, C) = 5m (0,2,4,5,7)

NAND & NOR Implementation on NANDE wer healization;

1) Draw the Logic Diagram using bosic logic gates (AND, OR,

The output of the AND gates and to the inputs of or gates.

3) of NOR logic is being implemented, add bubble, to the cutput of OR Grates is to the input of the AND Grates

4) Add an inventer (Not Gate) to coch line that greceives a bubble in step 2 31 step 3

5) Eliminate double inversions of neplace bubbled AND by NOR, bubbled OR by NAND.

6) Replace single inventer with NAND inventer (in NAND inventer (i

Eq: Implement F(A,B,C): A'B+B'c' using NANO,
NOR logic gate.

sol: Guven F(A, B, c) = A'B+B'c'
NANO Realization:


B to D F(A, B, c) & A'B+8'c!


B to D Cogic diagram of F(A, B, c) cying


basic logic gates.


are stated to

The second second











Q) simplify f(A,B,C,O) = \(m (2,3,5,7,8,10,11,13,14,15) in sop from cusing k-map of implement with NANO Chates.

Given f(A, B,C,D) = \(\int m (2,3,5,7,8,10,11,13,14,15) A'B' 00 01

AB - fill AC 11 -AB -AB 10 ABO

. . f(A,B,GO) = AB'0+Bc+Ac+BD





Practise problem:

Emplement NANO Logic for the simplified sop tom 1) F(A,B,C,O) = TIM (5,9, 11, 12, 13, 14, 15). Use K-map method 11) Y (WXY,Z) = 91 M (0,1,3,5,6,7,10,14,15) using K-nexp

Minimal pos form on simplified pos form.


1) Plot the K-map & place ds in the place of marterms that owne given in the given Boolean expression, 2) check for the ols and encincle those ds that are not adjacent to any other os . There are called or isolated 3) check for the os which one adjacent to only one o' & encincle them as a pair u) check for quady (4 adjacent os) & octety (8 adjacentos) even if some of the o's among them one already encircled. While doing this, make scare—that there one hen rumba of groups.

product of all sum-terms of all groups.

Eq. F(A, B, C, O) = If M(O, 1, 11, 6, 9, 12), simplify this function into pos from using k-map & implement


using NOR Books .


sol: Given F(A, B, C, O) = 9TM (0, 1, 4, 6, 9, 12)




· Simplified Boolean expression in sep form
(A+B+c) (A+B+0) · (B+C+0) (B+C+0)

Implementation using NOR Gody.








01+ 0

A+B 10



(2) Simplify the following Radown functions into sop using

1) f(A,B,C,O): \(\sigm(2,4,5,4)\), (2,13,14) 2) f (A,B,C,O): \(\sigm(0,1,3,7,0)\), (3,14,15)

3) F(w,x,4,2) = Zm(2,3,6,10,12,13,14,15)

1) f (A, B, C, O) = 7 m (3, 4, 5, 7, 9, 13, 14, 15)

5) F = 2m (1,2,4,6,7,11,12,14) 6) F(W,X,Y,2)= 2m(0,1,3,7,11,13,14,

1) Sel: Given P(A, B, C, O): Zm (2,4,5,9,11,12,13,14)

AB (0) OO OI II 10

AB (0) OO OI II 10

AB (1) D: D: D: AB (1)

AB (1) B (9) II 10


AB (1) B (9) II 10

... F(A,B,C,D) = A'B'CD' + ABD+ AB'D+BC

2) Gaven FCA, B, C, 0) = Zm(0,1,3,7,11,13,14,15) 18/c0 c's1 00 c'o AB'ch 10 A89 A18 00 A8 01 AB. 11 12 PB 10 A'B'c + ABO+ ABC + CD


Note: Sometime, the given Boolean function may not have variable. In that Ou, the desired alphabets can be taken as variables but he number of variables is to be decided board on higher number decimal equivalent.

3) Gaven F(W,X,Y,Z) = Zm(2,3,6,10,12,13,14,15)



.. = wx + wx y + yz .

6) Gaven F(W,x,4,2) = Zm(2,3,7,9,12,13,14,15)



.. = Wy'z +WX+ XYZ+WXY

5) Ans: A'B'c'D+ AB'CD+ A'CD'+ A'BC+ BD'

4) -Ans: A' CO+ A'BC+ ABC+ AC'O

practise problems: simplify into sop curry k-map

1) Y(A, B, C,O) = A'B'C O'+ A'BC'O'+ A'BC'O+ ABC'O'+

ABC'O+ AB'C'O

9) F(W,X,Y,Z) = TIM (0,2,3,7,8,9,10,11)

prime Implicanti & Essential prime implicanti:

A prime implicant is a product term that is obtained by combining maximum number of possible adjacent minterns as a group in the K-map.


If a mintern is covered only one time in a prime implicant, then that prime implicant is said to be as essential prime implicant.

Combinational carriety

A Combinational circuit is the type of digital logic in which output depends only on the present input combination.

The logic gates are the building blacks to designing a combinational circuit. These circuit may have multiple outputs or single output.

Fig. shows the black representation of a Combinational




The various types of combinational logic blocks

that performs addition such as half adder, Full adder.

Half Adder A Half Adder is a type of arithmetic

logic circuit that adds two binary bits. It produce

the results sum(s) & Carry (c) at the output.




Block diagram of Half Adder

	57	ruth	r.ta	ble	
(Cry	ut		ou	tout
		8		\subset	S
	0	0		0	0
	0	1		0	1
	1	0		0	1
	l	- (1	0


The logic expressions of sum (s), carry (c) are S = A @ B = AB+ A B C = A.B

The logic gate implementation of half adder is the combination of a xor' gate for sum & on -AND gate for Carry out puts.



Full Adder

A full Adder is a type of contithmetic Circuit that adds three binary bits. It produces result Sum (5) & coop (Cout) at the output.




5	Trat	x -	table	
	put		outp	utj
-A	Wan 8	Cin .	Cout	- S
0	0	0	0.	0
0	0		0	1
0	- 1	0	0	1
0	1	1 .	1	0
	0	0	0	1
1	0	1	1	0
1	(0	1	0
1	(1	1	1

The Sum (s), Carry (Caut) are given below. S = Z (m1, m8, mu, m7) Cout = \(\(\text{m}_3, \text{m}_5, \text{m}_6, \text{m}_7 \) The simplified expressions are S= Cn ABB Cout = Gn. (A+B) + A-B.

Encoders

-An encoder is a type of Combinational Circuit that produces the binary equivalent to the It has an input lines & defines n-bit code for the binary information at the output. sit can be represented as 27:n encoder. only one mput is activated at a time. The black diagram of use encoder is shown




the first that the second of the second probability

-Truth table

The Boolean expression to encoder is O, = Y2+43 O = Y1+Y3

Logic circuit



Decoders


A decoder is a type of Combinational Logic Circuit that decody the binony infamation on 'n' lines to en output lines. It can be represented as n to . 27 37 n:27 decoder.

A decoder can also be used with Enable (E) signal. When enable is HIGH, then It provide

the outputs according to binary input information.

The block diagram and truth table of 2:4

decoder is sharn in fig.




The Boolean expressions for the outputs one


Multiplexers

The term 'Multipler' means 'many to one'. It is a type of combinational circuit which has multiple input lines and one output line. It is also known as data selector at Mux 5 represented as 2n:1 multiplexer, where 'n' is the number of select lines, 2n is the number of input lines and '1' o/p line.


The types of multiplexers one 2:1 Mox, 4:1 Mux, 8:1 Mux aind so on.

The block diagram of 2 to 1 Multipletor





4 to 1 Multiplan




muth Hable

Y= 51 50. A+ 51.50 B+ S1.50 C+S1.500

sequential circuits I.

In sequential logic circuits, the output is a function of the present inputs as well as the past inputs and outputs. sequential circuit include membry element to Store the past data. The flip-flop is a basic element of sequential logic circuits.



Block diagram of sequential circuit.

There are two types of sequential circuits.

- Synchronous circuit; The sequential circuits which are controlled by a clock are called synchronous sequential circuits. These circuits get actuated only clock signal is present.
- → A Synchronous circuit: The sequential circuits which are not controlled by a clock are called a synchronous sequential circuits, that is the sequential circuits in which events can take place any time the inputs are applied are called A synchronous sequential circuits.

Comparison between synchronous & Asynchronous sequential of

- In Synchronous circuits, the charge in input signals can affect members elements upon activation of clock signal.
- a. In Synchronous circuits, membry elements are clocked FF's
- 3. The maximum operating speed of clock depends on time delays involved.
- 4. They are easien to design

- I In asynchronous circuits, change in input signals can affect membry elements at any instant of time.
- a. In a synchronous circuits, memory elements are either unclocked FFS or time delay elements.
- 3. Since the clock is not present, a synchronous circuits can operate faster than synchronous circuits.
- 4. more difficult to design.

> latches & Flep flops; -

- > The most impostant membry element is the flip-flop which is made up of an assembly of logic gates.
- even though a logic gate by itself has no storage capability, several logic gates can be connected together in ways that permit information to be stored.
- -> Flip-flops are the basic building blocks of most sequential circuits. Actually, flip-flops is an one-built

- mendry device and it can store either 1800.
- -> latch is a sequential device that checks all its inputs continuously and changes its outputs accordingly at any time independent of a clock signal.
- → It refers to non-clocked flip-flops, because these flip flops 'latch on' to a 181 a o immediately upon receiving the input pulse.

> sifference between latches & flip flops.

latch

1. A latch is an electronic sequential logic concent used to stole information in an asynchronous avargement.

- a. one latch can store one but information, but output state changes only in response to data input
- 3. latch is an asynchronous device and it has no clock input.
- it remains constant until new inputs force it to change.
- 5. latches are level -sersitive and the output tracks the input when the level is high. Therefore as long as the level is logic level, the output can change if the input changes.

Plip-flop.

- 1. A flip flop is an electronic sequential togic contait used to store information in an asynchronous avangement.
- a one flip-flop can store one but-data, but output state changes with clock pulse only.
- 3. Flip-flop has clock input and its output is synchronised with clock pulse.
- 4. Flip flops holds a trit value and it remains constant until a clock pulse is received.
- They can store the input only when there is either a rissing of falling edge of the clock.

Difference between combinational, sequential circuits.


combinational circuit

- 1. The digital logic concuit whose outputs can be determined using the logic function of current state input are combinational logic concuits.
- 2. It contains no membry element
- 3. It's tehalicour is described by the set of output functions.
- 4. The combinational logic circuits are independent of the clocks.
- 5. The combinational digital logic circuit don't require any feed back.
- 6. combinational circuits are easy to design
- 7. Combinational counts are 7. Sequent taster because the delay slower to tetucen the input and the output concerts. Is due to propagation delay of 8. Block gates only.

 8. Block diagram
- if Scombination Colp's


Sequential concuits.

- outputs can be determined unity
 the logic function of current
 state inputs and past state inputs
 ore called as sequential logic
 circuits.
- 2. It contains memory elements.
- 3. It's behaviour is described by the set of next state functions and the set of output functions.
- 4. The maximum sequential logic concerts are uses a clock for triggering the flip-flop operation
- 5. The Sequential digital logic circuits utilize the feedbacks from outputs to inputs.
- 6. Sequential concuits one complex to design.
- 7. Sequential circuits are slower than combinational circuits.



5-R latch :-


The S-R latch has two inputs, namely SET(S) and RESET(R), and two outputs a and a, where a is the complement of a.



where a is the wing NOR Grates; - [active-high S-R latch].

The logic diagram of the S-R latch composed of two USS-coupled NOR gates. Sand R are two inputs of 3-R latch.

- -> 5 Stands to set, it means that when 5 is 1, it stokes 1.
- > R Stands for Reset, and if R=1, Latch Reset and it's output will be 0. This comment is called as NOR gate latch & S-R latch.




5	R	anti	State
0	0	0'n	Marge
0	1 1 1	0	Peret
ı	0	l:	Set !
90 30		30.5	invalid

5	R	a n	anti	state
0	0	0	.0	NO .
0	0	1:-	. 1	change
0	1	0	0	RESET
0		1	0	
1.7	0	0	1	SET
1	0	15_	1	, V
1	1 '	0	X	indetermined
L		11	V	(invalid).
	1.	1,5	. X	

Touth table.

- NOR latch and it has no effect on the output state. a and a will remain in whatever state they were prior to the occurrence of this input condition.
- 2. SET = 0, RESET = 1, This will always seset a = 0, where it will semain even after RESET setwins to 0.
- 3. SET=1, RESET=0, This will always Set @=1, Where it will remain even after SET returns to 0.
- 4. SET = 1, RESET : 1. This condition tries to SET and Reset the latch at the same time, and it produces a = a = o . if the inpirare seturned to zero simultaneoulsly, the resulting output state is evaluate and impredictable. This input condition should so not be used. it is indetermined state or invalid state.
- 5-R latch using NAND Gates: (active www s-R latch)
- > The logic diagram of the 5-R latch composed of two coupled NAND gates.




S	R	On	an+1	state
0	0	0	X	indetermined (invaild)
0	0		×	(INVOLUE)
0	1	0	1	Set .
0	1	1	1	566
ı	0	0	٥	Reset
ί	0	1	,O	
ī		0	0	. No. "
1			1	charige.
<u> </u>	7	wth	table	

simplified truth table.

* Gated latches :-

The gated S-R latch: - The output can change state any time the input conditions are changed, so they are called Asynchrional latches. A goted S-R latch requires an Enable (EN) input. Its Sand & inputs will control the state of latch only when the Enable is high when the Enable is low, the inputs become ineffecture and no change of state can take place.



The Grated D-latch; - In many applications, it is not necessary to have separate sand R inputs to a latch. By the input combinations S=R=0 and S=R=1 are never needed, the sand R are always the complement of each other. so, to construct a latch with a single input (5) and obtain the R construct a latch with a single input is labelled D (the data). input by inventing it This single input is labelled D (the data).


when D=1, S=1 and R=0, causing the latch to set when Enabled. When D=0, S=0 and R=1, causing the latch to Reset when chabled. When En is low, the latch is ineffective, and when change in the value of D input does not affect the autput at

when EN is high, a low 0-input makes a low, i.e results the latch and high n input makes a a high, that is sets the latch.

Inter output a follows the D-input when EN is high. So this latch is said to be triansparent.


logic symbol 0 0 state (Unti 6m 0 0 0 Reset 0 0 set Touth table NO change 0 Ø (NC)

MARK ST




Flip-flops !-

Types of flip-flops;-



www.Jntufastupdates.com

flip-flop write the excitation requirements of the flip-flop, draw a k-map for the next state of the flip-flop in terms of its present state and inputs and simplify it



ant1 = 3+ Ran

Powth sable: -


S	R	@nt]
0	0	(B)n
0	11	0
1	0	1
$\lfloor \lfloor \rfloor$		Χ

Excitation table: - A table which lists the present state, the next state and the excitations of a flip-flop is scalled the excitation table.


A table which indicates the excitations required to take the flip-flop from the present state to the next state.

Present State an	next state		wed R
0	0	0	Χ
0	1-	1	O
1	0	0	1
	1	X	o]


Timing diagram:




logic diagram .




Symbol of the edge trugger symbol of the trugger







12

 	
. Towth table :-	characteristic Table.
CUK	D an ant 1 state
D Qun+1	a 0 0 Reset
100	0 1 0 set
	i O Set
1	x 0 0 NO
	x 1 1 charge
characteristic equation:	
Chibiano	
	On+1 = D.
0 0 3	10.004
Excitation table:	wavefams
	OK STATE OF
Present Next D State State	
0 0 0	
, 0 1 , 1	da de la
	Creative edge brigger (16).
istate to the	
PIDITI	
o Hitting	
Cnegative - edge trigger d	k).






logic Symbol




Towth table:

J	K	(D)n+1
0	0	an
0	ł	0
l	0	
1	1	Toggle

characteristic equation.



anti = Kan+Jain




characteristic table

cuc	I	K	a n	@h+1	State
7	0	0	٥	0	No charge
17	000] .	0	0	Reset
不不	1	0	0	1	3et
五五	l)	0	<u> </u>	T0994
0	X	X	0	0	No

excitation table

Prepentstate	neutstate	inf	outs K
0	0	O	χ
0	1	1	X.
1	0	X	1
1	J	X	0



Existion table

.an	an+1	ľΤ
0	0	0
0	1 :	4
1.1	0	1 :
l]	0

waveforms.

Race - Around condition:


If the width of the clock pulse to is too long, the state of the flip-flop will keep on changing from 0 to 1, 1 to 0, 0 to 1 and so on, and at the end of the clock pulse, its state will be uncertain. This phenomenon is called the mare abound condition. The outputs at and at will change on their own if the clock pulse width to is too long compared with the propagation delay I of each nand Guate.


tp>>T

tp > pulse width

T > propagation delay

The clock pulse width should be such as to allow only one change to complement the state and not too long to allow many changes resulting in uncertainty about the final state. This is a stringent requirement which cannot be ensured in practice. This possiblem is eliminated using master-shows flip flop or edge trigged flip-flop.






The master-stave flip flop cons developed to make the synchronous operation more predictable, that is, to avoid the suroblems of logic stace in clocked flip-flops. This improvement is achieved by introducing a known time delay between the time that the flip-flop sesponds to a clock pulse and the time the sesponse appears at its output. A master-slave time the sesponse appears at its output. A master-slave flip-flop is also called a pulse-triggered flip-flop tecause the length of the time sequired for its output to change the length of the width of one clock pulse.


In master-slave J-k flip-flop actually contains two flip-flops - a master flip-flop and a slave flip-flop. The control inputs are applied to the master flip-flop and master output is given as input to the

slave flip-flop. On the ruising edge of the clock pulse, the levels on the control inputs are used to determine the output of the master on the falling edge of the clock pulse, the state of the master is transferred to the slave, whose outputs are available

The master-slave flip-flops function very much like the negative-edge triggered flip-flops except for one move disadvantage. The control inputs must be held stable while clk is high, otherwise an impredictable operation may occur. This problem with the master-slave flip-flop is overcome with an improved master-slave version called the master-slave with data lock-out

waisfors:







Asynchronous inputs (PRESET and CLEAR).

The 5-R, O, Tand J-K inputs are called synchronous inputs, because their effect on the flip-flop output is synchronized with the clock input.

most Ic fup-flops also have one on more asynchronous inputs. These A synchronous inputs affect the flip-flop output independently of the synchronous inputs and the clock input These a synchronous inputs can be used to SGT the Hip-Hop to the 1 state on RESET the flip-flop to the o State at any turne regardless of the conditions at the other inputs. They are normally labelled PRESET on direct SET on OC 9ET; and CLEAR & direct RESET & DC CLEAR.






- The Asynchronous inputs are inactive and the flip-flop responds freely to J, k and clk inputs in the normal way. In other words, the clocked operation can take place.
- -) When PRE=0, CLR=1 then DCSET=0 and DC CLEAR=1
 The)×
- and the flip-flop desponds feely to J.K and CLK inputs.
- -) when PRE=0, CLR=1 then Asynchronous input clear is active then flip flop output is '0'.
- -> when PRE=1, CIR=0 then Asynchronous input PRESET is active the flip flop output is '1'
- → when PRE=1, CLR=1'. This condition should not be used since it can result in an invalid state.

DC SET	DC RESET	FFJERPONSE
0	0	clock operation
0		a)=0
1	0	eu=1
į	γ	not used.

Touth table



when PRE =0 and CLR =0. This condition should not be used since it can overult in an invalid state.

when PRE = 0 and CLR = 1, then Asynchronous input
PRESET is active then output is 1.

when PRE=1 and CLR=0, then asynchronous input CLEAR is acture then output is 'o'.

when PRE = 1 and CLR = 1. Then A synchronous inputs over inactive the and the flip responds freely to J. Kand CLK inputs.

DC SET (PRE)	DCRESET (CLR)	TE Tresponse
0	0	not used
0		(D)=1
١٠١.	0	@=0
	1	clock

Touth table.

(both Asyncholonous & syncholonous inputs). Towth table to J-10 flep-flop PRE CLR CLK K 0 0 "invalid X X X 0 X 0 x - don't care 0 X X means either '0' 0 0 0 81 '1' 0 0 0 Ò 0 0 Ó 0 0 0 Similarly S-R flip-flop. PRE a R 8 cur 5 CLR PRE invalid X X X X UK X: 1 X 0 X X X 0 0 えるえ R 6 0 D 0 D 0 0 0 0 logic diagram 0 0 0 invalla 天 0 0 N.C. X PRE D- flop-flop. Similarly 他 (a) a CLR cir D PRE cik involved X X 001 X X 0 X X 0 0 0 0 0 CLR rogic diagram Touth table

440.1

Flip-flop conversions:-

Step 1; - obtain the characteristic table of required flip-flop.

Stepa: And also obtain the Excitation table of available. . Hip-flop.

step 3:- obtain the expressions for the inputs of the existing.

flup-flop in terms of the inputs of the required flip-flop

and the present state variables of the existing flip-flop


and implement them.

ionversion of T-flipflop to S-R flipflop.

Available flip-flop \rightarrow T-flipflop (Excitation table)

Required flip-flop \rightarrow S-R flipflop (characteristic table)

5	R	an	antl			K-map for T
0	0	0	0	0	3	5 00 01
0	0	l (.	- I 1	O		10 0 0 P3 U 3
0	1	0	0	0	171	Jaly X
0		1	0	1	2	1 110900
t	0	0	1	1		
t	0	1.	1	0	3224	T= S. Ount R. Oun.
1	1	10	X	X	11	
. 1	11	1	LX_	LX		L 194



conversion of T-flip-flop to 10-flip-flop.

Available > T-flipflop > excetation table

Required -> D-flipflop -> characteristic table.


D	8h	a _{ht} 1	丁丁	K-map for T	
0	0	0	0	000	T and
o l	0	1	k i	T= 0.00n+ 000	₹ Qun
1	1:	ı,	0		


construct a 0-flip flop to some using 5-R flip flop.

Available > S-R flip flop -> cruitation table.


Required -> 0 flip flop -> characteristic table.

0	®n	aunt1	5.	R
0	0	0	0	X
0	11	0	0	1
1	10	1	1	10
١	1	11	X	0





logic diagram.




8		12	W 2	4		(13)
->	Relige the	S-R flep	-flop by	ഗ്ഷസ്ത് J-k.	flip flop.	
	~ .1.	able > G.O	\rightarrow exu	ration table		
	2	WIC> ~ N	> chor	actoustic to	ble.	
2 1	Keguir	ea -> J-16		3110000		a.
	JK	an ah	+1 5 R	K-map t	81.5	
	0 0	0 0			0 0	
1	0 0	1 1	X O	0 0 .	<u> </u>	1
- 1	0 1	000	1978-2713 (75-17)	Tylxs	914	
-	0 1	110		S= J	(Đĩ _n	* 0.00
.		1011	0 1	K-map.	Hen R	s 247 J
	110		x 0.		ا باث	
8	1 0		1 0	X of	1 1 2	3 to
	111	0 1		0 0	(<u>)</u> 0	* .
ı	1 1 1	1 0	1.0 11		K ON T	
1	240			K = .	κ Φη.	
	logic dux	igiam:-	* 1			
			A			40 F
		7 5				* 61
- 1		5	@ _n			
	,	CIE >				
- 1		F	. Tah			
I	, k			L.5		
٦						20 88 1885
	convert J-	-K flip-f	wp to T	flip-flop		
	T Qu	D _{n+1} J K]		logic-diagra	ian
	00	OOX	- ** S		0 0	
	0 1	1 1 1	8			-\-
	10	1 / Y		T	-15 0	, [
- 1		OXI		\ax		า
	K-may	p to J	k-map-18	ık T	16 3	
18 19	TIONO	1	10 0 . I			
§	10	X	0 × 0	\dashv	9	
~	0 0	<u></u>	(X)			, No.
	J=		K=T) }
٠. ١	J -	7/25		- 24 EST 42 E	- 10 100 mg 100 mana	

conversion of D-flep flop to T flip-flop.

- * Available -> 0-flipflop -> excitation table
- * Available > T-flipflop -> characteristic table.


7	an	an+1	a
0	0	0	O
0	1	1	1
l	0	1.1.	٥
1	1	0	1

K-map to D



D = T.

logic diagram



Counters: - A digital counter is a set of flip-flops whose states charge in response to pulses applied at the input to the counter.

-> The name itself it indicates, a counter is used to count pulses.

→ counters may be asynchronous counters or synchronous counters are also called supple.

→ In a synchronous counters Fliptlops are not truggered simultaneously. The clock does not directly control the time at which every stage charges state.

The counter is triggered at the same time.

To comparison of synchronous and A synchronous counters

A synchoronous Counters

synchronous counters.

I In this type of counter FF's one connected in such a way that the output of first FF drucks the clock for the second FF, the output of the second FF to the third FF. a. All the FF's one not clocked simultaneously.

3. Design and implement is very 3. Simple even for more number of states.

4 main drawback of these counters is their low speed as the clock who priopagated through a number of FFS before it reaches the last FF.

1 In this type of counter there is no connection between the output of just FF and clock input of next FF and soon.

8 All the FFS are clocked simultaneously.

3. pesign and implementation.

becomes tedious and complex as the number of states increases.

4. since clock is applied to all the Fr's simultaneously the total propagation delay is equal to the propagation delay is equal to the propagation delay of only one Fr. Herce they are faster.

Q=0. Since both of these signals don't work with Clock synchronisation, therefore these are called Asynchronous Inputs.

4.4 Digital Counters

A counter is a sequential circuit. It is a type of digital circuit which is used to count pulses. The most widespread use of FFs is on counters. With a clock signal applied, it is a cluster of FFs. There are two types of counters -

- Ripple/Asynchronous counters i.
- ii. Synchronous counters

4.4.1 Ripple/Asynchronous counters.

A cascaded configuration of FFs, known as a ripple counter, is the one in which the output of one FF drives the clock input of the one after it (Rippling the clock input). The modulus of the counter is a parameter that determines how many different logic states the cascaded arrangement passes through before repeating the sequence, determines how many FFs are present.

An asynchronous counter or serial counter are other names for a ripple counter in which the initial FF has clock input signal externally applied and all others are having a rippling clock obtained from previous FF's output. For instance, the output of the 1st FF serves as the clock input for the 2nd FF, the output of the 2nd FF feeds the third FF clock input, and so on. In Fig. 4.16, 3-bit up counter is presented using T-FF. Here Q₀ is LSB while Q2 is MSB. This counter can be converted to 3-bit down counter using active edge as positive edge of the clock. Fig. 4.17 presents the waveform and state diagram a 3- bit up-counter. This can also be implemented using D FFs by applying Q' input to every D input of the same FF instead of T-FF used in below circuit.




Fig. 4.16: Block Diagram of 3-Bit Ripple Up Counter using T-FFs




Fig. 4.17: (A) Wave diagram and (B) state diagram for 3-bit up counter

4.4.2 Synchronous Counter

All of the FFs of a synchronous counter are using same clock signal, sometimes referred to as a parallel counter. No matter how many FFs were used to build the counter, the delay in this situation is simply the propagation delay of one FF. In other words, the delay does not rely on how big the counter is.

4.4.2.1 Procedure for Designing Synchronous Sequential Circuits

The procedure for designing synchronous sequential circuits can be summarized as follows:

- 1. From the word description and specifications of the desired operation, derive a state diagram for the circuit.
- 2. Reduce the number of states if necessary.
- Assign binary values to the states.
- Obtain the binary-coded state table.
- Choose the type of flip-flops to be used.
- 6. Derive the simplified flip-flop input equations and output equations.
- 7. Draw the logic diagram.

Synchronous counters can be designed using the above procedure. This will be discussed in the following subsections with example.

4.4.2.2 Modulus of a Counter

The number of various logic states that a counter passes through before returning to the beginning state and starting the count sequence again is known as the modulus (MOD

number) of the counter. The modulus of an n-bit counter is the number of states it counts through without skipping any. As we can see, such counters have a modulus that is a power of two that is integral, i.e. 2, 4, 8, 16, and so on. To reach a modulus of less than 2ⁿ, these can be changed with the use of further combinational logic. Find the lowest integer m that is both equal to or larger than the desired modulus and also equal to the number of FFs needed to construct a counter with a specified modulus.

4.4.3 Modulo 3 (MOD-3) counter

Since 2¹<3< 2², therefore, minimum two FFs will be required to design MOD-3 counter and three FFs are required using one hot encoding. Assume that the counter counts three states 00, 01, and 10, the forth state 11 is not valid. The state diagram and state excitation table for MOD-3 counter is presented here in Fig. 4.18.

Synchronous counter- In this type counter, all FFs will use the same clock. The procedure to design any sequential circuit is presented in section 4.4.2.1. Table 4.7 presents the state excitation table for all FFs which will be used to create state excitation table for the sequential circuits.

Table 4.7 State excitation table for FFs.


S-R FF E	xcitation	Tab	le
Q(t+1)	Q(t)	S	R
0	0	0	X
0	1	1	0
1	0	0	1
1	1	X	0

Q(t+1)	Q(t)	D
0	0	0
0	1	1
1	0	0
1	1	1

Q(t+1)	Q(t)	J	K
0	0	0	X
0	1	1	X
1	0	X	1
1	1	X	0

ď	T-FF Excit	ation Ta	ble
	Q(t+1)	Q(t)	T
	0	0	0
	0	1	1
	1	0	1
	1	1	0

For MOD-3 counter, the state diagram, relation between states A, B, C excitation table and Boolean equations derived are in Fig. 4.18. Here we have assigned states A = 00, B= 01, C= 10. We have chosen minimum bits encoding to implement the counter, other way is one hot encoding in which as many bits as the number of states are required and only one bit is HIGH at a time. Here q1 is MSB and q0 is LSB for present states and Q1Q0 are for next states.



Present	Next	Input t	o FFs	
State (q1q0)	State (Q ₁ Q ₀)	Using	Using JK	
		D_1D_0	J_1K_1	J ₀ K ₀
00	01	01	0X	1X
01	10	10	1X	X1
10	00	00	X1	0X

ſ		M	١
l	u	,	ı
		-	

Present State	Next State
A	В
В	C
C	A

(d) Boolean equations for FF inputs can be written using state excitation table-

$$D_1 = q_0$$
; $D_0 = q_1'q_0'$;

$$J_1=q_0$$
; $K_1=1$;

$$J_0 = q_1'$$
; $K_0 = 1$;

These expressions can be obtained using k-map.

Fig. 4.18: (a) State diagram, (b) Present state Next state relation and (c) state excitation table (d) Boolean equation for FF inputs for MOD-3 counter.




Fig. 4.19: Mod-3 counter (A) using D-FF, (B) using J-K FF.

4.4.3 Modulo 7 (MOD-7) counter

Since 22<7< 23, therefore, minimum three FFs will be required to design MOD-7 counter and 7 FFs are required for one hot encoding. Assume that the counter counts seven states from 000, to 110 states, the state 111 is not valid.

Asynchronous Design- This can be designed simply by using asynchronous up-counter. As soon as the counter reaches to the highest state (110 - in this case), the combination (110) can be applied to RESET or clear input which will bring it back to 000 state, as shown in Fig. 4.20.




Fig. 4.20: Asynchronous MOD-7 counter

Note- If instead the states used are not continuous then we have to design either using synchronous counter using the given procedure or asynchronous counter with care to skip the intermediate invalid states. For example here instead of 111, assume 101 state is invalid. In this case asynchronous counter can be designed using PRESET and clear. As soon as counter reaches to 100, PRESET the Q₂Q₁ while CLEAR the Q₀ to skip 101 and get 110 state in up-counter.

Locked state: if a sequential circuit once entered in invalid state remain in invalid states only, it is known as **locked state**. This has to be avoided while using don't cares for invalid states. It is explained in example 4.2.

4.4.5 Ring counter

A ring counter is a shift register with each FF's output coupled to its subsequent input, forming a ring. When n FFs are utilised, a single bit pattern is typically cycled to cause the state to repeat every n clock cycles. It is initially configured using PRESET and CLEAR inputs so that just one of its FFs is in state 1, while the rest are in state 0. Ring counter uses one hot encoding; therefore, the number of FFs will be equal to the number of states in the counter. Fig. 4.21 presents logic diagram and truth table for Ring counter. Here FF0 is PRESET to 1 at the starting and all others are CLEARed to 0 using ORI input signal, so starting state is 1000.




Fig. 4.21: Block Diagram and Truth Table of 4-Bit Ring Counter

4.4.6 Johnson Counter

A modified ring counter is known as a Johnson counter inverts the output of the last step before feeding it back into the initial flop. The register repeatedly cycles through a series of bit patterns that is twice as long as the shift register's length in counter. It may be found in digital-to-analog converters rather frequently. Fig. 4.22 presents logic diagram and truth table for Johnson counter. At starting every FF is CLEARed to 0, so starting state is 0000. In this 4-bit Johnson counter the length is 4 and different states are 8.




Fig. 4.22: Block Diagram and Truth Table of 4-Bit Johnson Counter

UNIT-I

Computer:

It is a fast-electronic calculating machine which accepts digitized input information and process it according to the instructions stored in the memory and produces results on the output device.

Sequence of instructions stored in the internal storage is called **Computer Program** and internal storage is called **Computer memory**.

Computer Types

Computer types may vary according to the size, cost, Computational Power etc.

Micro Computers

- It is like personal computers, it is widely used in homes, schools, offices etc.
- It provides variety of computing applications such as word processing, photo editing, E-mail and internet etc.
- ➤ It is designed to meets the needs of an individual.

Portable Notebook Computers

- These are the compact version of personal computers
- In these all components are integrated as one compact unit.
- ➤ It runs on Power Supply or a battery unit.
- It is more expensive than personal computer. **Example:** Laptop, tab

Workstations

- ➤ It is powerful desktop designed for specialized tasks
- It has more computational power than personal computers.
- ➤ It is widely used in engineering applications and in interactive graphics applications.

Main Frames or Enterprise Systems

Mainframe computers are larger and more processing power than some other computers like minicomputer, work stations and personal computers.

These types of computers are used for complex scientific calculations, large data processing applications, military defense control and for complex graphics applications.

Servers

- ➤ These computers have large storage unit and faster communication links.
- > Servers plays major role in internet communication

Super Computers

- A computer that is considered to be fastest in the world.
- It is used to execute tasks that would take a lot of time for other computers.
- It is used for large scale numerical calculations required in applications such as
- ➤ Weather forecasting, aircraft design and simulation

FUNCTIONAL UNITS

A computer consists of 5 functionally independent main parts:

- 1) Input
- 2) Memory
- 3) ALU
- 4) Output &
- 5) Control units.




Figure 1.1 Basic functional units of a computer.

Input device accepts the coded information as source program i.e. high-level language. This is either stored in the memory or immediately used by the processor to perform the desired operations. The program stored in the memory determines the processing steps. Basically, the computer converts one source program to an object program. i.e. into machine language.

Finally, the results are sent to the outside world through output device. All of these actions are coordinated by the control unit.

Input unit:

The source program/high level language program/coded information/simply data is fed to a computer through input devices keyboard is a most common type. Whenever a key is pressed, one corresponding word or number is translated into its equivalent binary code over a cable & fed either to memory or processor.

Joysticks, trackballs, mouse, scanners etc are other input devices.

Memory unit:

Its function into store programs and data. It is basically to two types

- Primary memory
- Secondary memory
- **1. Primary memory:** Is the one exclusively associated with the processor and operates at the electronics speeds programs must be stored in this memory while they are being executed. The memory contains a large number of semiconductors storage cells. Each capable of storing one bit of information. These are processed in a group of fixed site called **word**.

To provide easy access to a word in memory, a distinct address is associated with each word location. **Addresses are** numbers that identify memory location.

Number of bits in each word is called word length of the computer. Programs must reside in the memory during execution. Instructions and data can be written into the memory or read out under the control of processor.

Memory in which any location can be reached in a short and fixed amount of time after specifying its address is called **random-access memory** (**RAM**).

The time required to access one word in called memory access time. Memory which is only readable by the user and contents of which can't be altered is called **read only memory** (**ROM**) it contains operating system.

Caches are the small fast RAM units, which are coupled with the processor and are aften contained on the same IC chip to achieve high performance. Although primary storage is essential it tends to be expensive.

2 Secondary memory: - Is used where large amounts of data & programs have to be stored, particularly information that is accessed infrequently.

Examples: - Magnetic disks & tapes, optical disks (CD-ROM's), floppies etc.,

Arithmetic logic unit (ALU):

Most of the computer operators are executed in ALU of the processor like addition, subtraction, division, multiplication, etc. the operands are brought into the ALU from memory and stored in high speed storage elements called register. Then according to the instructions, the operation is performed in the required sequence.

The control and the ALU are many times faster than other devices connected to a computer system. This enables a single processor to control a number of external devices such as key boards, displays, magnetic and optical disks, sensors and other mechanical controllers.

Output unit:

These actually are the counterparts of input unit. Its basic function is to send the processed results to the outside world.

Examples: Printer, speakers, monitor etc.

Control unit:

It effectively is the nerve centre that sends signals to other units and senses their states. The actual timing signals that govern the transfer of data between input unit, processor, memory and output unit are generated by the control unit

BASIC OPERATIONAL CONCEPTS

• An Instruction consists of 2 parts, 1) Operation code (Opcode) and 2) Operands.

OPCODE OPERANDS

- The data/operands are stored in memory.
- The individual instruction are brought from the memory to the processor.
- Then, the processor performs the specified operation.
- Let us see a typical instruction

ADD LOCA, RO

- This instruction is an addition operation. The following are the steps to execute the instruction: Step 1: Fetch the instruction from main-memory into the processor.
 - Step 2: Fetch the operand at location LOCA from main-memory into the processor.
 - Step 3: Add the memory operand (i.e. fetched contents of LOCA) to the contents of register R0. Step 4: Store the result (sum) in R0.
- The same instruction can be realized using 2 instructions as:

LOAD LOCA, R1 ADD R1, R0

- The following are the steps to execute the instruction:
 - Step 1: Fetch the instruction from main-memory into the processor.
 - Step 2: Fetch the operand at location LOCA from main-memory into the register R1. Step 3: Add the content of Register R1 and the contents of register R0.
 - Step 4: Store the result (sum) in R0.

MAIN PARTS OF PROCESSOR

- The **processor** contains ALU, control-circuitry and many registers.
- The processor contains ,,n" general-purpose registers R_0 through R_{n-1} .
- The **IR** holds the instruction that is currently being executed.
- The **control-unit** generates the timing-signals that determine when a given action is to take place.
- The **PC** contains the memory-address of the next-instruction to be fetched & executed.
- During the execution of an instruction, the contents of PC are updated to point to next instruction.
- The **MAR** holds the address of the memory-location to be accessed.
- The MDR contains the data to be written into or read out of the addressed location.
- MAR and MDR facilitates the communication with memory
- IR: Instruction Register,
- **PC:** Program counter

(MAR: Memory Address Register, MDR: Memory Data Register)

STEPS TO EXECUTE AN INSTRUCTION

- 1) The address of first instruction (to be executed) gets loaded into PC.
- 2) The contents of PC (i.e. address) are transferred to the MAR & control-unit issues Read signal to memory.
- 3) After certain amount of elapsed time, the first instruction is read out of memory and placed into MDR.
- 4) Next, the contents of MDR are transferred to IR. At this point, the instruction can be decoded & executed.
- 5) To fetch an operand, it's address is placed into MAR & control-unit issues Read signal. As a result, the operand is transferred from memory into MDR, and then it is transferred from MDR to ALU.
- 6) Likewise required number of operands is fetched into processor.
- 7) Finally, ALÛ performs the desired operation.
- 8) If the result of this operation is to be stored in the memory, then the result is sent to the MDR.
- 9) The address of the location where the result is to be stored is sent to the MAR and a Write cycle is initiated.
- 10) At some point during execution, contents of PC are incremented to point to next instruction in the program.




Figure 1.2 Connection between the processor and the main memory.

BUS STRUCTURE

- A bus is a group of lines that serves as a connecting path for several devices.
- A bus may be lines or wires.
- The lines carry data or address or control signal.
- There are 2 types of Bus structures: 1) Single Bus Structure and 2) Multiple Bus Structure.

1) Single Bus Structure

- ➤ Because the bus can be used for only one transfer at a time, only 2 units can actively use the bus at any given time.
- > Bus control lines are used to arbitrate multiple requests for use of the bus.
- > Advantages:
 - 1) Low cost &
 - 2) Flexibility for attaching peripheral devices.

2) Multiple Bus Structure

> Systems that contain multiple buses achieve more concurrency in operations.

- > Two or more transfers can be carried out at the same time.
- > **Advantage:** Better performance.
- > **Disadvantage:** Increased cost.




Figure 1.3 Single-bus structure.

- The devices connected to a bus vary widely in their speed of operation.
- To synchronize their operational-speed, buffer-registers can be used.
- Buffer Registers
 - → are included with the devices to hold the information during transfers.
 - → prevent a high-speed processor from being locked to a slow I/O device during data transfers.

SOFTWARE

If a user wants to enter and run an application program, he/she needs a System Software. System Software is a collection of programs that are executed as needed to perform functions such as:

- Receiving and interpreting user commands
- Entering and editing application programs and storing then as files in secondary storage devices
- Running standard application programs such as word processors, spread sheets, games etc...

Operating system - is key system software component which helps the user to exploit the below underlying hardware with the program.

USER PROGRAM and OS ROUTINE INTERACTION

Let"s assume computer with 1 processor, 1 disk and 1 printer and application program is in machine code on disk. The various tasks are performed in a coordinated fashion, which is called multitasking. t0, t1 ...t5 are the instances of time and the interaction during various instances as given below:

t0: the OS loads the program from disk to memory.

- t1: program executes
- t2: program accesses disk
- t3: program executes some more.
- t4:program accesses printer

t5: program terminates




Figure 1.4: User program and OS routine sharing of the processor

Data Types:

Binary information in digital computers is stored in memory or processor register.

- Registers contain either data or control information.
- > Control information is a bit or group of bits used to specify the sequence of command signals needed for data manipulation.
- > Data are numbers and other binary-coded information that are operated on .
- > Possible data types in registers:
- > Numbers used in computations.
- Letters of the alphabet used in data processing
- ➤ Other discrete symbols used for specific purposes.
- All types of data, except binary numbers, are represented in binary-coded form.
- A number system of base, or radix, r is a system that uses distinct symbols for r digits.
- Numbers are represented by a string of digit symbols.
- > The string of digits 724.5 represents the quantity

$$7 \times 102 + 2 \times 101 + 4 \times 100 + 5 \times 10-1$$

The string of digits 101101 in the binary number system represents the quantity.

$$1 \times 25 + 0 \times 24 + 1 \times 23 + 1 \times 22 + 0 \times 21 + 1 \times 20 = 45$$

(101101)2 = (45)10

We will also use the octal (radix 8) and hexidecimal (radix 16) number systems

GENERATION OF COMPUTERS: Development of technologies used to fabricate the processors, memories and I/O units of the computers has been divided into various generations as given below:

• First generation

- Second generation
- Third generation
- Fourth generation
- Beyond the fourth generation

Computer Organization First generation: 1946 to 1955: Computers of this generation used Vacuum Tubes. The computes were built using stored program concept. Ex: ENIAC, EDSAC, IBM 701. Computers of this age typically used about ten thousand vacuum tubes. They were bulky in size had slow operating speed, short life time and limited programming facilities.

Second generation: 1955 to 1965: Computers of this generation used the germanium transistors as the active switching electronic device. Ex: IBM 7000, B5000, IBM 1401. Comparatively smaller in size About ten times faster operating speed as compared to first generation vacuum tube based computers. Consumed less power, had fairly good reliability. Availability of large memory was an added advantage.

Third generation: 1965 to 1975: The computers of this generation used the Integrated Circuits as the active electronic components. Ex: IBM system 360, PDP minicomputer etc. They were still smaller in size. They had powerful CPUs with the capacity of executing 1 million instructions per second (MIPS). Used to consume very less power consumption. Fourth generation: 1976 to 1990: The computers of this generation used the LSI chips like microprocessor as their active electronic element. HCL horizen III, and WIPRO"S Uniplus+HCL"s Busybee PC etc. They used high speed microprocessor as CPU. They were more user friendly and highly reliable systems. They had large storage capacity disk memories.

Beyond Fourth Generation: 1990 onwards: Specialized and dedicated VLSI chips are used to control specific functions of these computers. Modern Desktop PC"s, Laptops or Notebook Computers.

PERFORMANCE

The most important measure of the performance of a computer is how quickly it can execute programs. The speed with which a computer executes program is affected by the design of its hardware. For best performance, it is necessary to design the compiles, the machine instruction set, and the hardware in a coordinated way. The total time required to execute the program is elapsed time is a measure of the performance of the entire computer system. It is affected by the speed of the processor, the disk and the printer. The time needed to execute a instruction is called the processor time.

Just as the elapsed time for the execution of a program depends on all units in a computer system, the processor time depends on the hardware involved in the execution of individual machine instructions. This hardware comprises the processor and the memory which are usually connected by the bus. The pertinent parts of the fig. c is repeated in fig. d which includes the cache memory as part of the processor unit.

Let us examine the flow of program instructions and data between the memory and the processor. At the start of execution, all program instructions and the required data are stored in the main memory. As the execution proceeds, instructions are fetched one by one over the bus into the processor, and a copy is placed in the cache later if the same instruction or data item is needed a second time, it is read directly from the cache. The processor and relatively small cache memory can be fabricated on a single IC chip. The internal speed of performing the basic steps of instruction processing on chip is very high and is considerably faster than the speed at which the instruction and data can be fetched from the main memory. A program will be executed faster if the movement of instructions and data between the main memory and the processor is minimized, which is achieved by using the cache.

For example:- Suppose a number of instructions are executed repeatedly over a short period of time as happens in a program loop. If these instructions are available in the cache, they can be fetched quickly during the period of repeated use. The same applies to the data that are used

repeatedly. **Processor clock:** Processor circuits are controlled by a timing signal called clock. The clock designer the regular time intervals called clock cycles. To execute a machine instruction the processor divides the action to be performed into a sequence of basic steps that each step can be completed in one clock cycle. The length P of one clock cycle is an important parameter that affects the processor performance. Processor used in today"s personal computer and work station have a clock rates that range from a few hundred million to over a billion cycles per second.

Basic performance equation: We now focus our attention on the processor time component of the total elapsed time. Let "T" be the processor time required to execute a program that has been prepared in some high-level language. The compiler generates a machine language object program that corresponds to the source program. Assume that complete execution of the program requires the execution of N machine cycle language instructions. The number N is the actual number of instruction execution and is not necessarily equal to the number of machine cycle instructions in the object program. Some instruction may be executed more than once, which in the case for instructions inside a program loop others may not be executed all, depending on the input data used. Suppose that the average number of basic steps needed to execute one machine cycle instruction is S, where each basic step is completed in one clock cycle. If clock rate is "R" cycles per second, the program execution time is given by T=N*S/R this is often referred to as the basic performance equation. We must emphasize that N, S & R are not independent parameters changing one may affect another. Introducing a new feature in the design of a processor will lead to improved performance only if the overall result is to reduce the value of T.

Performance measurements: It is very important to be able to access the performance of a computer, comp designers use performance estimates to evaluate the effectiveness of new features. The previous argument suggests that the performance of a computer is given by the execution time T, for the program of interest. Inspite of the performance equation being so simple, the evaluation of "T" is highly complex. Moreover the parameters like the clock speed and various architectural features are not reliable indicators of the expected performance. Hence measurement of computer performance using bench mark programs is done to make comparisons possible, standardized programs must be used.

The performance measure is the time taken by the computer to execute a given bench mark. Initially some attempts were made to create artificial programs that could be used as bench mark programs. But synthetic programs do not properly predict the performance obtained when real application programs are run. A non profit organization called SPEC- system performance evaluation corporation selects and publishes bench marks. The program selected range from game playing, compiler, and data base applications to numerically intensive programs in astrophysics and quantum chemistry. In each case, the program is compiled under test, and the running time on a real computer is measured. The same program is also compiled and run on one computer selected as reference. The "SPEC" rating is computed as follows.


Running time on the reference computer

SPEC rating = -----
Running time on the computer under test

If the SPEC rating = 50

Multiprocessor and Multicomputer:


Multiprocessor: A Multiprocessor is a computer system with two or more central processing units (CPUs) share full access to a common RAM. The main objective of using a multiprocessor is to boost the system's execution speed, with other objectives being fault tolerance and application matching. There are two types of multiprocessors, one is called shared memory multiprocessor and another is distributed memory multiprocessor. In shared memory multiprocessors, all the CPUs shares the common memory but in a distributed memory multiprocessor, every CPU has its own private memory.



The interconnection among two or more processor and shared memory is done with three methods:

- 1)Time shared common bus
- 2) Multiport memories
- 3)Crossbar switch network

1)Time shared common bus



As the name itself indicates, int this method is contains a single shared bus through which all processor & memory unit can be communicated.

Consider CPU-1 is interacting with memory unit using common shared bud in that case all other processor must be idle as we have only one bus to communicate.

Advantage:

Simple to implement.


Due to single common bus cost to implement is very less.

Disadvantage:

Data transfer rate is slow.


Multiport memories:

Unlike in the shared common bus method, hence it contains separate bus for each processor to communicate with the memory module. Suppose CPU-1 wants to interact with memory module 1 then port mm1 is enabled. Similarly, CPU-4 wants toto interact with memory module 4 then port mm4 is enabled. Hence all the process can be communicated parallelly. If more than one CPU request for same time memory module, priority will be given in the order of CPU-1,CPU-2,CPU-3,CPU-4.




Crossbar switch network:

Here instead multiport unlike in multiport memories, a switch will be installed between memory unit and CPU. Switch is responsible for whether to pass the request to a particular memory module or not based on the request made for



Multicomputer: A multicomputer system is a computer system with multiple processors that are connected together to solve a problem. Each processor has its own memory and it is accessible by that particular processor and those processors can communicate with each other via an interconnection network.



As the multicomputer is capable of messages passing between the processors, it is possible to divide the task between the processors to complete the task. Hence, a multicomputer can be used for distributed computing. It is cost effective and easier to build a multicomputer than a multiprocessor. **Difference between multiprocessor and Multicomputer:**

- 1. Multiprocessor is a system with two or more central processing units (CPUs) that is capable of performing multiple tasks where as a multicomputer is a system with multiple processors that are attached via an interconnection network to perform a computation task.
- 2. A multiprocessor system is a single computer that operates with multiple CPUs where as a multicomputer system is a cluster of computers that operate as a singular computer.
- 3. Construction of multicomputer is easier and cost effective than a multiprocessor.
- 4. In multiprocessor system, program tends to be easier where as in multicomputer system, program tends to be more difficult.
- 5. Multiprocessor supports parallel computing, Multicomputer supports distributed computing.

Features	Multiprocessor System	Multicomputer System			
Definition	It is a system with multiple processors that enables programs to be processed at the same time.	It is a collection of processors linked by a communication network that collaborate to solve a computation task.			
Programming	It is easy to program.	It is complex to program.			
Computing	It supports parallel computing.	It supports distributed computing.			


Construction	It is easy and less expensive to develop.	It is complex and expensive to develop.			
Type of network	It is a type of dynamic network.	It is a type of static network.			
Communication between processing elements	It requires proper communication between the processing components and memory for successful resource allocation.	s and processor units or memory resources.			
Another name	It is also known as the tightly coupled system.	It is also known as loosely coupled systems.			
Example	Sequent symmetry S-81 is an example of a multiprocessor system.	Message-passing multicomputer is an example of the multicomputer system.			
Execution	It may execute the programs very quickly.	It may run slowly.			

Von Neumann architecture:

Von-Neumann computer architecture design was proposed in 1945. It was later known as Von-Neumann architecture. Historically there have been 2 types of Computers:

- 1. **Fixed Program Computers** Their function is very specific and they couldn't be reprogrammed, e.g. Calculators.
- 2. **Stored Program Computers** These can be programmed to carry out many different tasks, applications are stored on them, hence the name.

Modern computers are based on a stored-program concept introduced by John Von Neumann. In this stored-program concept, programs and data are stored in the same memory. This novel idea meant that a computer built with this architecture would be much easier to reprogram. The basic structure is like this,



It is also known as **ISA** (Instruction set architecture) computer and is having three basic units:

- 1. The Central Processing Unit (CPU)
- 2. The Main Memory Unit
- 3. The Input/Output Device Let's consider them in detail.

1. Central Processing Unit-

The central processing unit is defined as the it is an electric circuit used for the executing the instruction of computer program.

It has following major components:

- 1. Control Unit(CU) 2.Arithmetic and Logic Unit(ALU) 3.variety of Registers
- Control Unit— A control unit (CU) handles all processor control signals. It directs all input and output flow, fetches code for instructions, and controls how data moves around the system.
- **Arithmetic and Logic Unit(ALU)** The arithmetic logic unit is that part of the CPU that handles all the calculations the CPU may need, e.g. Addition, Subtraction, Comparisons. It performs Logical Operations, Bit Shifting Operations, and Arithmetic operations.




Figure – Basic CPU structure, illustrating ALU

- **Registers** Registers refer to high-speed storage areas in the CPU. The data processed by the CPU are fetched from the registers. There are different types of registers used in architecture:-
 - 1. **Accumulator:** Stores the results of calculations made by ALU. It holds the intermediate of arithmetic and logical operatoins.it act as a temporary storage location or device.
 - 2. **Program Counter (PC):** Keeps track of the memory location of the next instructions to be dealt with. The PC then passes this next address to the Memory Address Register (MAR).
 - 3. **Memory Address Register (MAR):** It stores the memory locations of instructions that need to be fetched from memory or stored in memory.

Memory Data Register (MDR): It stores instructions fetched from memory or any data that is to be transferred to, and stored in, memory.

- 5. **Current Instruction Register (CIR):** It stores the most recently fetched instructions while it is waiting to be coded and executed.
- 6. **Instruction Buffer Register (IBR):** The instruction that is not to be executed immediately is placed in the instruction buffer register IBR.
- **Buses** Data is transmitted from one part of a computer to another, connecting all major internal components to the CPU and memory, by the means of Buses. Types:
 - 1. **Data Bus:** It carries data among the memory unit, the I/O devices, and the processor.
 - 2. **Address Bus:** It carries the address of data (not the actual data) between memory and processor.
 - 3. **Control Bus:** It carries control commands from the CPU (and status signals from other devices) in order to control and coordinate all the activities within the computer.
- **Input** / **Output Devices** Program or data is read into main memory from the *input device* or secondary storage under the control of CPU input instruction. *Output devices* are used to output information from a computer. If some results are evaluated by the computer and it is stored in the computer, then with the help of output devices, we can present them to the user.

UNIT-IV

COMPUTER ARITHMETIC

Addition and Subtraction: -

We can perborn addition and subtraction of two binary numbers in three déthérent ways:

no A for logist and mutes

- 1) Signed Magnétude Réprésentation
- 3) Signed 2's

The Signed-2's complement representation is used bobs perborning arithmetie operations. The signed-magnitude réprésentation is used bot bloating-point réprésentation.

Addition and Subthaction with signed-Magnitude data :-

Here, we are going to consider the magnitude of any two numbers i.e., A and B. There are eight different operations which are listed in below:

	Aeld	Subtract Magnitudes					
operation	magnitudes	when A>B	when ACB	when A=E			
(+A)+(+B)	+(A+B)		Lat VA				
(+A)+(-B)		+(A-B)	-(B-A)	+(A-B)			
(-A) + (+B)		- (A-B)	+(B-A)	+ (A-18)			
(-A)+(-B)	- (A4B)	2					
(tA)-(tB)		+(A-B)	=(B-A)	+(A-B)			

(tA)-(-B) 10-11 + (A+B) 100 d d bas A Jul

(-A) - (-B) - (A+B)=cworld.in (-A) = (-B)=cworld.in (-A) = (-B)

The columns in the table show the actual operation to be performed with the magnitude of the numbers. The last column is needed to prevent a negative zero.

when the Signs of A and B are identical, add the two magnitudes and attach the Sign of A to the Result.

When the signs of A and B are different, compare the magnitudes, subtract the smaller number thous the larger.

Hardware implementation:

To implement the two arithmetic operations with hardware, it is birst necessary that the two numbers of stored in registers.

The how implementation bor addition & subtraction

is shown in big. I have a seed men out you

(A-B)+

(8-A) L

(8-A)+

BE B Register

AVF Complementer M (Mode control)

E Parallel Adder ilp Carry

S A register

As A register

het A and B be two registers that holds the magnificalis of the numbers and As & &s be too blip-bloks www.specworld.in that hold the Corresponding signs. The result of the

operation may be thankbelled to a third Legister. In the

hench is transferred that A of Ag.

First, a parallel-adder is needed to perform micro operation

A+B. Second a Comparator circuit is needed to establish

it A>B, A =B or A<B. The third, two parallel-subtractor

Chevilt are needed to perform the micro operations, A-B &

B-A:

The block diagram consists of registers A & B and sign blip-blops As & Bs. Subtraction is done by adding A to the 2's Complement of B. The Olp carry is transberred to E. The add overblow blip-blop (AVF) holds the overblow bit when A & B are added.

The addition of A plus B is done through the parallel Adder The S (Sum) olp of the adder is transferred to A-register.

The M (Mode control) signal is also applied to the ilp carry of the adder. When M20, the olp of B is transferred to the adder, the ilp carry is '0' and the olp of the adder is equal to the Sum.

AtB. When M21, the I'S Complement of B is applied to the adder, the ilp carry is 1, olp S = A+B+1.


Hardware Algorithm:-

The flowerhart bot the how algorithm is shown in

The two signs As & Bs eve Compared by Ex-or gate. It the olp of the of the gate is 0, the signs are identical. It the olp of the gate is 1, the signs are different. For an add oferation, the

ww.smartzworld.com





Edentical signs dictate that the magnitudes be added. For a Subtract operation, different signs dictate that the magnified be added. The magnitudes are added whenvith EAC A+B, where EA is a hegister that combines E&A.

The two magnitudes are subtracted it the signs are different bot an add operation or identical bot a subtract operation. No overblow can ocear it the numbers are subtrailed So AVF is to o'. I have not been all a 20 anois out out

At Ez1, then the Condition is A>B, it A isid then the result is correct result. It Ezo, then the condition i

Condition is ACB. For this, we are going to consider the 2's Complement of the value in A. This operation can be done is micro operation $A \subset \overline{A}+1$. It the sign of the result is as same as the sign of A, so no change in As is required. When A < B, the sign of the rundt is the complement of the original sign of A. The Complement of As is required to get the correct sign. The final result is bound in legister A & its sign in As.

Addition & Subtraction with signed 2-s complement data: When two numbers of 'n' digits are added and the Sum occupies n+1 digits, than overflow is occurred. An Overblow can be detected by inspecting the last two earnies out of the addition, when the two carries are applied to an ex-or gate, the overblow is detected when the olp of the gate is

The reg. contiguration for the how implementation is shown The Overtige bit is bet to I it me in tig.

priduke pd hariesto BR Register raile 02 Here BR. An ove-Hero to the 2's complement Complementer & parallel Adder overblow MERCLES 1 PRESE waltervo as the Ac register

uses to signid - Hagnitude sepresertation.

prisule lastes de


www.specworld.in

The lebemost but in Ae & BR hepresent the sign bits of the number. The two sign bill are added or Subtracted together

with the other bits in the complementer & parallel Adder. The

Overblow Hip-Hop Vis set to 1 It there is an overblow.

The algorithm bor adding and Subtracting two birners numbers is signed - 2/8 complement representation is shown is



The Sum is obtained by adding the contents of Ac & B. The Overflow bit is bet to 1 it the ex-or of the last two carries is set to 1.

The subtraction operation is obtained by adding the Content of Ac to the 2's complement of BR. An overflow mus be checked eluring this operation because the two numbers added Could have the Same sign.

It an overblow occurs, there will be an erroneous herut in the Ac register.
This algorithm is much simples. So, most computes

uses the signed- plagnitude representation.

The Multiplier Stored in the Q Register & its sign in Qs. The Sequence Counter (Sc) is initially set to a number equal. The number of bits in the multiplier. The Counter is decremented by I abter boloning cach partial product. The counter is reached by I abter boloning cach partial product. The counter is before the product is bolonical and the process stops.


Initially, the multiplicand is in B keg, and the multiplicand is in B keg product which is dransbeared to the EA register. Both partial product & multiplicand have the see shibted to the right. This shifts will be denoted by the statement shread. The LSB of A is shifted into HSB of a like the bit thom E is shifted into the MSB of A and o' is shifted into E: After the shift, one bit of the partial product is shifted into a, pushing the multiplican bits one position to the right. The right most flip-flots in register a, designated by an, will hold the bit of the multiplican.

Ho Algorithm:-

The big. Mows the blowchart of the hardware multiply algorithm.

Initially, the meltiplicand is in B and the multiplier in Q.

Their Corresponding signs are in Bs & Qs repetively. The Signs are Compared and both A & Q are set to colsespond to it sign of the product. Registers A & E are cleared and sequence sign of the product. Registers A & E are cleared and sequence sign of the product. Since a set to number bits present in the multiplier. Since a operand must be stored with its sign, one bit of the word will operand must be stored with its sign, one bit of the word will be occupied by the sign and the magnitude will consists of n-1



www.jntuworldupdates.org

is listed. It is I, the multiplicand in B is added to the present partial product in A. It it is 0, nothing is done, Register EAQ is then shibted Once to the right to born the new partial product. The Sequence Counter is dieremented by and its new value is cheeked. It is not equal to zero, the process is repeated and It is equal to zero, the process slops. The final product is available in both A Elly with

() x 10 / for 13.28

popular

A holding the MSB and a holding the LSB. 10111 × 1001). B = 10111 (Multiplicand) a=10011 (multipleur). - Initial Values 00000 10011 fêrst partiel produci 10111 01001 0100 190elb) 01011 00000 01100 SHI EAR X & Sc. Multiplicand B = 10111 8 Q LOI 10011 0000 10111 an= Aeld Shr EAR 10,0 01001 01100 1000 Shr EAQ 010 DILOG 61000 Onzo, Shr EAd 001 anzo, Shr EAQ 01011 00100 anzl, Add B. 00) ololl Losses 8hr, EAQ 000

www.specworld.in

ww.smartzworld.com

integers in signed - 2's complement representation. It operates on the back that strings of 0's in the multiplier requires no addition but just shirting and a string of 1's in the multiplier them but weight 2^k to weight 2^m can be treated as 2^{k+1}. Et: The binary number 001110 has a string of 1's thom a³ to 2. Here k=3, m=1. The number can be represented as 2^{k+1}. Therefore, the multiplication M×14, where M is the multiplication M×14, where M is the multiplication M×14, where the done as M×2⁴ - M×2¹, thus the product can be obtained by shibting the binary Multiplicand M bour times to the left and subtracting M'shibted libt once.

Booth algorithm requires examination of the multiple bils and shifting the partial product. The bollowing rules are to be required.


- 1) The multiplicand is subtracted from the partial product upon encountering the first least significant 1 in a string of 1's in the multiplies.
- 2) The multiplicand is added to the partial product upon encountering the first 0 in a string of o's in the multiplies
- 3) The partial product doesn't change when the multiplier bit is identical to the previous multiplier bit.

The how implementation of Booth algorithm requires the register consiguration is shown in sig.

www.specworld.in


ww.smartzworld.com





Here an extra blip-blop and, is appended to all to bacilitate a double bit inspection of the multiplier.

The blow chart bor booth algorithm is shoron in big.



www.specworld.in

www.smartzworld.com

On anti	BR = tottl BR +1 = 01001	Ac	ared anti	SC
1 0	Initial Subtract	00000	tooll do	lol
	ashr	001001	11001	
	ashir Add BR	1011	01100	011
	ashr	11001	10110 0	olo
Col of the policy but the policy of the poli	ashr	011100	01011	001
		10111	Linked is	19 11)
of the sile of	ashr.	ololl	10101	000

Children 1944 of the State of Ololliolol and the State of the state of


Array Multiplier:-

Cheeking the bits of the multiplier one at a time and borning partial products is a sequential operation that sequence of add and shift micro operations. The multiplication of two binary numbers can be done with one micro operation by means of a Combinational circuits that boins the producet bit all at once. This is a best way of multiplying two numbers.

An array multiplier can be implemented with a Combinational circuit as shown in big.

.smartzworld.com





The multiplicand bits are by & bo, the multiplier bits of & ao and the product is C3 C2 C4 C6. The birst partial product is borned by multiplying ao ky by bo. The multiplicant of two bits ao & bo produces 1' it both bits are 1, otherwise, it produces o. This is identical to 'AND' operation.

The second partial product is borned by multiplying as by by by by and is shifted one position to the left. The two partial products are added with two half adders (HA) circuits. It is necessary of half adders because to produce sum.

A combinational circuit binary multiplier with more bits

Can be constructed in a similar bashion. The binary orutput

in each level of AND gates is added parallel with the partial

product of the previous level to born a new partial product


for j multiplier bits & k' multiplicand bils we need jxk

AND gales and (i-1) k-bit adders to produce a product of

j+k bils.

www.smartzworld.com

As a second example, consider a multiplier circuit that multiplies a binary number of bour bills with a number of thee bills. The multiplicand is represented by $b_3b_2b_1b_0$ and the multiplier by $a_2a_1a_0$ since $K \ge 4$ & j = 3. The logic diagram of the multiplier is shown below.



DAIL of 83 molylynn spirite or epidens of human 1394

www.specworld.in

www.smartzworld.com

tabel it over

· slab tring - prilited



Division Algorithms:

Division of two bixed-point binary numbers in signed-

How implementation bot signed - magnitude data:

The how for irreplementing the division operation is identical to that required bot multiplication

The sign of the quotient is determined bloom the signs of the division. It the two signs are alike, the sign of the quotient is plus. It they are unalike, the sign is minument to sign of the hemainder is the same as the sign of the dividend.

Divide overblow:-

The division operation may result in a quotient with an overblow.

when the dividend is twice as long as the divisor, the Condition bot overblow can be stated as bollows:

A divide - Overblow Condition Oceans it the high-order halt bits of the dividend Constitute a number greater than oceans to the divisor.


Another problem associated with division is the fact that a division by zero must be avoided.

Overblow Condition is usually delicted when a special tip-blop is set. we call it a divide-overblow thip-blop and label it DVF.

The best way to avoide a divide overflow is to use bloating-point data.

www.smartzworld.com

The how divide algorithm is shown in the blowchart .



The sign of the result is transberred to as to be part of the quotient

Other Algorithms

The New method which described is called the restoring method. The two other methods are the comparison method and the non restoring method.

www.jntuworldupdates.org

when two numbers are adoled, the sum may contain an overblow digit. An overblow can be corrected by shifting the sum once to the right & incrementing the exponent. We can subtract two numbers in the bollowing wery.

-. 56 430 × 10⁵

-. 56 430 × 10⁵

-. 003 50 × 10⁵

A bloating-point number that has a '0' in the MSB of the Mantiesa is said to have an underblow.

floating - point multiplication and division don't hequise an alignment of the mantissas. The product can be borned by multiplying the two mantissas & adding the exponents. Division is accomplished by dividing the mantissa and Subtracting the exponents.

The exponent may be represented in any one of thee representations: Signed-Magnitude, Signed-2's complement, or Signed-1's complement.

A bourth representation is a biased exponent. The sign bit is removed thom being a separate entity. The bias is a positive number that is added to each exponent as the bloating - point number is borned, so that internally all exponents are positive.

Exponents are positive.

For eg, exponent that ranges brom - 50 to 49. Internally, it is sepresented by two digits (with out a sign) by adding to it a represented by two digits (with out a sign) by adding to it a bias of 50. The exponent register contains the number e +50 to bias of 50. The exponent register contains the number e +50 to bias of 50. The exponent exponent.

www.specworld.in

www.smartzworld.com

The advantage of biased exponents is that they contain only positive numbers. Another advantage is that the smallest possible biased exponent contains all zero.

Addition & Subtraction The algorithm can be divided into bour parts

- 1) check bor zeros
- 2) Align the mantissas
- 3) Add or subtract the manlessons
- 4) Normalize the result

Multiplication :-

The multiplication algorithm can be divided into bour bour parts

Months - point

of styrical - i's complement

- 1) cheek bor zeros
- 2) Add the exponents
- 3) multiply the mantissas
- 4) Mormalize the product.


Division :-

ision: The division algorithm can be divided into bive parts:

- il wedness probes problems 1) Check bot zeron a) Initialize the registers & evaluate the sign.
- 3) Align the dividend on the sign out pet betweended
- 4) Subtract the exponents
- 5) Divide the mantissas. Janagra bouils of it is sured

Register consiguration:

The register consiguration for bloating-point oferations as shown in sig.



There are three Legislas BR, AC & Ql. Each Legisla is Subdivided into two parts. The martissa part & the exponent

The Mantissa part has the same uppercase letter symbols as in fixed-point representation. The exponent part uses the corresponding lower case letter symbol. Each bloating-point number has a mantissa in signed-Hagnitude Representation and a biased exponent. Thus Ae has mantissa whose sign is and a magnitude is in A. The exponent is represented in As and a magnitude is in A. The exponent is represented in 'a'. The diagram shows the HSB of A, is labeled key A. in 'a'. The diagram shows the HSB of A, is labeled key A. whose value must be 1' to get normalised. In the same way, Register BR is subdivided into Bs, b & B and OR into Qs, Q. V. Register BR is subdivided into Bs, b & B and OR into Qs, Q. V.

A parallel-adder adds the sum into A and carry to 'E'. A separate parallel-adder it used for the bexponents. It these, they don't have a distinct whenspectualistings bit, but are represented as a biased positive quantity.



The exponents are also Connected to a magnitude compara--tor that provides three binary olp's to indicate delative magnitude.

The number in the mantissa will be taken as a brains By Integer representation bor bloating-point they may cause Scaling problems during multiplication & division.

The numbers in the registers are assumed to be initially normalized. Thus, all bloating-point operands coming thom and going to the memory unit are always normalized.

Decemal Arithmetic unit :-

To perborn arethmetic operations with decimal data, is is necessary to convert the ilp decimal numbers to binary. ît is meentsong perborn all calculations with binary numbers and to convert the results into decimal. It is very oblicions Method. The decimal numbers are then applied to a decimal arithmetic unit to exceeting decimal arithmetic micro ofwations.

Many Computers have how bor arithmetic calculations with both binary & decimal data.

A decimal arithmetic unit is a digital function that perborns decernal micro operations. A single-stage decimal arithmetic unit consists of nine binary ilp variables & live binary Olp variables, since a minimum of bour Expensives is required to represent each coded decimal digit.

BCD Adder :-

at pulled form a about the C In BCD, each ilp digit does n't exceed 9, the olp sum can't

www.smartzworld.com

be greater than 9t9t1=19, the 'I' in the sum being an ilp carry.

for eg, we apply two BCD digits to a 4-bit binary added. The adder will born the sum in binary & produce a result that may hange brom o to 19. These binary numbers are shown in below table and are labeled by symbols k, z, z, z, z, z, z, k is the carry. The birst column in the table lists the binary hums as they appear in the Olp of a 4-bit binary adders. The olp sum of two decimal numbers must be represented in BCD. In the second column, the value of the birst value can be converted to the correct BCD digit.

29 - q	0 42	Sinary	, sur	70	7		Bed	sur)		a lus offers
_ _ K	Ze	Za	てっ	7	1-05	c	88	Sq	8,	رع	Desironer.
-1		100	0	0 .	+ Ze)	0	+04	0	0	0	0
O	0	0				0	. 0	0	0	1	
0	0	0	9.0	31)0 4	cha al	0	0	0	1	0	nadi2
0	0	. 0		120	H And	0	Am)	0		1	3
0	0	0	l O	0		0	0	1	0	0	4
0		919	n	1	TILLIA	00.0	430	بطاطفة	000	81	A
0	0	CO.	กับ อง	Jan 141	10 94	0	0		1	d	6
0	0		ì	1		0	ก	1	ī	1	Phalle 4
0	t L	0	်	A 0,0	2611 3	0	mul.	Ö	0	0	8
60	15	Ohogo	0			_0_		0	0	0	to
0		0	1	O	104	Oho.	0	000	o.d.	40	State Street
0		0	-44		14	1	0	0	. 0		12
0	S	1	0	0.	200	1	0	0	1	0	1 2
0	1.1.3	· 51	0	1		1	0	0	1.	ı	13
0		,		0		1	0		0	O	14
0	1	j			-		0		0	1	15
1	0	0	0	0		19	0		1	0	16
1	0	Ö	0			72	0		1	4	17
1	0	0	1	0	*)		n	0	0	10
	1		*		- 0 *	Y	1	0	0)	19
1	U	0		- Halley		- "					k 1

22

In the table, when the binary sum is equal to or less than loof, the Corresponding BCD number is identical, and there is no Conversion is needed when the binary is greater than 100).

Than nonvalid BCD representation is obtained.


one method of adding decimal numbers in BCD would be to employ one 4 bit binary adder & perform the arithmetic operation one digit at a time. It the result is greater than of greater than 1010, it corrected by adding one to the binary or greater than 1010, it corrected by adding one to the binary of second operation will automatically produce an of sum. The second operation will automatically produce an of sum bot the next pair of significant digits. The proceedure is repeated until all decimal digits are added.

The Condition for a Correction and an olf-carry can be expressed by the Boolian function.

C=K+ Z8 Z4+ Z8 Z2.

When C=1, it is necessary to add 0110 to the binary sum and provide an output - carry bot the next stage

A BCD adder is a circuit that adds two BCD digits in parallel & produces a sum digit also in BCD. To add on the binary Sum, we use a second 4-bit binary adder as shown in below big. Added August 1111



www.specworld.in

The two decimal digits, together with the input-Carry are birst added in the top 4-bit binary adder to produce the binary sum. When it is equal to 1, binary ollo is added to the binary sum through the bottom 4-bit binary adder. The Olp - carry generated thom the bottom binary adder may be ignored, since it supplies information already available in the olp-carry terminal. It without it is redominal

A decimal parallel - adder that adds n decimal digits needs n BCD adder stages with the outputcarry know one stage connected to the input-carry of the next-higher order stage. soil soil ingil al soil or

M-P di Hudua

BCD Subtraction:-

BCD is not a Sett-Complementing Code, the 9's be obtained by Complementing each bit in

The 9's complement of a decimal digit supresented in BCD may be obtained by complementing the bits in the Cooled Representation of the digit provided a Correction is included bill (brubba &) brudaltdis

There are two possible Correction methods.

- 1) binary 1010 (decimal 10) is added to each complemented digit and the carry discarded after each addition
- 6) is added before the oligit is 2) binary 0110 (decimal Complimented.

www.smartzworld.com

ALL MAN AMERICAN COMMENDE CONTRACTOR OF THE STATE OF THE de la complement provid d'id-4 de lottel ni (add)

otto

toto (add)

result d'id-4 de lottel ni (add)

otto

toto (add)

result d'id-4 de lottel ni (add)

otto

toto (add)

result d'id-4 de lottel ni (add)

otto

toto (add)

result d'id-4 de lottel ni (add)

otto

toto (add)

result d'id-4 de lottel ni (add)

otto

toto (add)

result d'id-4 de lottel ni (add)

otto

toto (add)

result d'id-4 de lottel ni (add)

otto

toto (add)

result d'id-4 de lottel ni (add)

otto

toto (add)

result d'id-4 de lottel ni (add)

result d'id-4 de lottel ni (add)

otto

toto (add)

result d'id-4 de lottel ni (add)

result d'id-4 de lottel ni (add)

otto

toto (add)

result d'id-4 de lottel ni (a of per say generaled them the bettern birary added between of a

Complementing each bit of a 4-bit binary number N is identical to the Subtraction of the number brom 1111 (decemal 15)

1) Adding the binary equivalent of decimal 10 gives 15-N+10-70081-N+16

So, here 16 signifies the Carry is discarded. So, the result is 9-N Bep Emphantion !-

2) Adding the binary equivalent of decimal 6 gives 15-(N+6) 209-N.

The 9's complement of a BCD digit can also be obtained through a Combinational circuit. when this elsewit is attached to a BCD adder, the Result is BCD adder / Subthaulion.

Let the Subthahend (of addend) diget be denoted by the bour binary variables Bo, Ba, Ba, Ba, Bo, Let M be a mode bit that Controls the add Subtract operation.

Let the binary Variables 28, 24, 22, 21 be the olp's of the 9's complementer circuit. The below tig.

shows the one stage of a decimal arithmetic unit.

www.specworld.in

www.smartzworld.com

www.jntuworldupdates.org Be By Bi Brailondo sidemalia inmissa Declinal numbers in Bed also the libral in competition Kinglikling in groups of four, Willy Ruch, 4-bit group shows a declarat digit on declarate a lawterque Complimenter in ternisos primability ander The belleveling on micho opchation Symbols: Description Add declina numbers and STA LACE mus sudimente adder 9's complement of B. Centent of A plus 10's Complement V 1+8+1 V A 88 8 84 It consists of a BCD adder and a 9's complementer.

The mode 'M' controls the operation of the unit. With M20, A role to the s' olp's form the sum of A and B. with MEI, the 's' olp's born the Sum of Atapleus the als complement of B. Thewofp casey citi thom ones stage must be connected to the ilp carry c; of the next higher torder stage. The way to subtract the two decimal numbers is to let 19=1 and apply a '11 to the ilp early of the birst The olp's will born the sum of A ples the lo's complement of B which is equivalent to a subthaution operation it the carry-out of the last stage is discarded. 0010 1100 0100 0010 1100 0000 rd2b www.specworld.in



Decimal arithmetic operations:

Decimal numbers in BCD are stored in compiles Registers in groups of bour bits. Each 4-bit group Represents a decimal digit and must be taken as a unit when pertonning decimal micro operations.

The bollowing are the decimal Arithmetic micro operation Symbols

Symbolic Designation

Description

A CA+B

A C A FB +1

Add decimal numbers and transfer Sum into A.

9's complement of B.

Contine of A plus 10's Complement

of B into A.

Deliman Shitt - Right, Register A Increment BCD number in QL

el Shr A de le de la mul Bribt - lett Régister A

Incrementing decrementing a register is the Same for binary and decimal except that the locunter goes through 16 states brom 0000 to 1111 , when incremented. The decement Counter goes through to sitatus brom 0000 to 1001

and back to oppose.

A decimal shift right of left is preceded by the letter 'd' to indicate a shift over the bour bill that hold the decimal digitality to a structure to desired a for


Et. 3421 belacasaile ils stat tot to the outer of the south of the sou

0100 0010 0001

0011 0100 0010 0000

www.specworld.in

www.smartzworld.com



The parallel method uses a decimal arithmetic unit composed of as many BCD addus as there are digits in the number. The sum is formed in parallel and hequires only one micro operation.

In digit - Serial bit - parallel method, the digits are applied to a single Bep adder scrially, while the bits of each coded digit are transferred in parallel. The Sum is tolored by shibting the decimal parallel. The Sum is tolored by shibting the decimal roumbers through the BCD adder one at a time.

An Serial adder, the bits are shifted one at a time through full-adder. The binary Sum bormed abter bour shifts must be corrected into a Valid BCD digit. If it is greater than or equal to low, the binary Sum is corrected by adding to it ollo and generating a Carry bol the next pair of digits.

www.specworld.in

www.smartzworld.co

large number of address.

The digit - Serial bit - parallel method requires only

The digit - Serial bit - parallel method requires only

one BCD addres, which is shared by all the digits. It is

Alborer than the parallel method because of the time required

to shibt the digits.

The serial method requires a minimum amount

of equipment but is very slow.

Multiplication:

The registers consiguration for the decimal multiplication

is shown in big.

Alterning here bout - digit numbers, with each digit occupying bour bits, bot a total of 16 bits bot each number. There are three registers A, B & Q each having a Corresponding Sign Hip-Hop As, Bs & Qs.

Registers A and B have bour more bits designated by Ae & Be, that provide an extension of one more digit to the registers.

www.smartzworld.com

www.specworld.i

The BCD arithmetic unit adds the five digits in parallel and places the Sum in the live-digit A register. The end carry goes to the flip flop it. The purpose of eligit he is to accommodate an Overblow while adding the multiplicand to the partial product The purpose of digit Be is to born the 9's complement of the division when subthacted thom the partial hemainder during the division operation. The sleast significant digit in register Quis denoted by Q. This digit can be incremented of ight or moneyy is decremented. A decimal operand coming thom memory Consists of 17 bits one bit (the sign) is transberred to Bs and the magnitude of the operand is placed in the lower 16 bits of B. Both Be and Ae are cleared tricially.

The result of the operation is also 17 bits long and does not use the Ac part of the A' hegister: The decimal multiplication algorithm is shown Assuming here bout - digit numbers, with carbodid Occupying bour bits, but a total of its bits bot cars number. There are three highlins A, B & Q each having a

Corresponding sign Hip-Hop As, Bs & Rs.


Registers A and B have bow more bill

www.specworld.in

designated by Ac & Bc, that provide an extension of one

more digit to the Augustin.

31



Division argorithm:

In the restoring division method, the division is subthacted thom the dividend of partial lumainder as many times as necessary until a negative remainder heruts. The Correct remainder is then restored by adding the division. The digit is the quotient reblects the no. of subtractions, upto but excluding the one that caused the negative difference. The decimal division algorithm is shown

below.


www.jntuworldupdates.org Multiply Divisor in B Dividend on AR cheek bor overflow As As Bs SCEK, Beto dshe Aq EAK A+B+1 defred E =0 ALB A>B AC A+B QL & QL +1 0= 8c & 8c-1 EA CA+B+1 (product is in AB) 20 1=1 =0 Division algerithm the the restoring division method, the division is bubtkailed the dividend of parties surrainders as many times as nearlossy until a negative and mainter as senit Remainder is in A and all autominance description The digit in the quotient Rebleck. The no of Subtractions. upto but excluding the one that caused the negative difference. The obesimal division algorithm is shown nelsen www.smartzworld.com www.specworld.in

Pant-@ Computer Abrithmetic:


The data is manipulate (change (control) by using the withmetic Sustanctions in digital Computerer The inddition Subtraction . Mulliplication & division one the four basic. Anithmetic operations. To execute anithmetic operations. there is a Separate Section called Arithmetic Processing unit in the cpu. Theore are three ways of stepresenting negative fixed point numbers T.e., Signed magnitude, Signed 1's Complement & Signed D's Complement.


Addition & Subtraction Algorithm (signed magnitude data):


	-449 ·	Subtract Magnitude			
Operation	Magnitude	When ADB	when ASB	when A=B	
(+A)+(+B)	+ (A+B)	Ten II 13404		no h	
(+A)+(-B)	ar Johnson	4(A-B).	- (B-A)	+(A-B)	
(-A)+(+B)		-(A-B)	+(B-A)	+ (A-B)	
(-A)+(-B)	-(A+B)	Smile of	of the tree	1 1 1 1 1 1 m	
(+A) - (+B)		+(A-B)	-(B-A)	+(A-B)	
(+A) ~ (-B)	+ (A+B)			Salta ag N	
(-A) - (+B)	-(A+B)	1			
(-A) - (-B)		- (A-B)	+ (B-A)	+(A-B)	




To implement the additions, Subtraction the register Bs, the accumulator ac is taken to perform addition the Augend's Addend are added and stored in Accumulator Ac. If there is any corry the overflow B will be set to I for case of Subtraction the B data hapto be Complemented and added with minuend and stored. In accumulator Ac.









Ac	0	00	. 4.	7	111
aurent D	- On	(On+1	Operation	. 5	C
2009	11.000	9	shi Ptecl	Ч	
0.000	8218	J.0	shifted	3	
0000	0001	0	SKIPTED	. 4	
0000 11	. 0001	٥	BR= 1000	2	
1000	2001	9	BR = 0111 1000	ig ig	9
1100	0 000	- 1	Shi Pled	na Maria	
1100	0000	1	1 1	. 1	
1000	\$255B	(Yo	1776-1 117	1.1	e W
	0000 XXX	1	alfrat ra		
0010	0000	0	el: Pted		
	680 77 c	(
form At pois Corry S At pairs In 1	echniques. Recoding ove Addition lecoding o his the m	of Multipli n of Sum of Multiplic naximum r	mand.		

Mulliplien l Pain	of the soll-	n Multiplicand selected at position i
i 1+î	1-1	
0 0	0	0×H
0 ' (+1 × M
0	1	-100 +1 × M × 30
0	1	+2×H
1 3	0	-2×M
ı	0 3 3 5 1	0 1000 HXM 0000
1	1 10 0	00051 0 1000 - 1XM 0001
1	1 3 -1 1	- O×M


Ex: Multiply 1011 B= 01 1011 equating A& B. Since -11 is -ve so find. 2/5 compleme B= 11011 A= (110101 -> Mulliplicand B= (011011 -> Multiplier. House the transference fooi(+2) multiply by 10' 1110110101117 fosi checking, Pind the as complement e for the solution


Perform the bit pair secoding of multiplier to the values +13 & -6 4136-6 -Pind a's complement Post 6 1011. = A(E) (6) B= 0110 Add sign bits (+13) A - 01101 - Hull Pplicand (-6) B= 11010 - Multiplion odded bit for (-a) Find a's complements disconted as complement of result


```
Method-a:
 carry gave addition of Summands:-
 Ex: 11 7 13
                            11.00 .
  11= 1011
 13= 1101
       1101
      1011
A+B =
     00000
                           0000000-62
     00000-
  0001011
                         0 0 0 0 0 0 0 0
  0000000
                         000-0000
 10000100
                          0 0 0 0 0000 - 64
  0000000 - 63
                          10001111
```

```
C+p= 000000
  A+B= 0110
                          0000000
    (+1 0 1 10 0
                          0000000-
       01010-5,
                          0000000
      01000 - 4,
S1+C1+S2 = S3 C3
                       S3+13+12 = Su, CH
                         0000010
      01010
     01000
                         0010000
 0000000
                         0000000
 0000010-53
                        0010010
 0010000-13
bit pain succoding of multiplier;
Ex:- +5 x -8.
(5) A= 0101
                 as complement
(e) B = 1000
                     1000
(+5) A = 00101 - Mulliplicand
(-8) B= 11000 - multiplier.
Recoding
   valles.
                              as complement:
             0
                                 00101
      0000000000
      1 11 1 00 10
      0 00 0000
      111100 1000
     a's complement -
                  9999999
                                  110110
                  000000000
```


```
A= 1001
                   a's Complement of 6
   B = 0110
-> (+9)= 01001-multiplicand
   (-6)= 11010 - multiplion
             .01001
Carry Sove Addition !-
11 & 15
  1101 - 11
 15 - 1111
  11 $15 =
```








```
00000
               1001
  00001
               001
 5-11121
               0010
               0010
                                3
  11110
               010[0]
  11100
  00011
  TITT
 add binnery 3 - 0011
   11111
              0100
of the exemainder is all is add binary 3 to the
 exemptinders to get the final exemptinder.
sof the Quotient is all is add i to make the final
 quotient.
       response particle distribution in the setting
 dividend (Q)=1, divisor (B)=3.
 .d. 0110000 de de experience 1 3
     11110
                 0110
                         . A Fighen gar
                 161111
     11100
                 1101 100
     00011
                 110000
     11111
```





```
Represent (1259-125) to Engle Precision & double precision
Lamoto.
steps;-
@ Convert the decimal to binary format
Salegarpoit :-
                            Practional Party
                                 0.192×5 =0350 -5
  2 1359
               a 1259
                              0-050 × 0 = 0.100 -0
                                0.200× 5 = 1.000-71
  2 3014-1
    7,5,3 -1
                          A Laboration Laboration
                1-84
   1-348 5
              39-0
    159-0
                  19-1
                    1-0
                = 10011101011
             = (10011101011.001) =
           = 1.0011101011001 x 20 exponent scaling Pactor
 Single Parecision Posmat:
     E=10, S=0[: Poor + Sign = 0].
  2 68-1 E = E+ pias
  23,4-0
     8-1 -1 = 10001001
    1-0 = 0. 10001001.0011101 011001....0"
```

```
gerond Parcision format: -
       E= 10, 8=0
                                             3 5.16-1
                    En E+ bias
       51,6-1
                     E = 10 + 1003
       958-0
                        = 1033.
       229-0
                       = 10000001001
        54-0
                 = E= 10000001001
                    = 0 1000000100,1 0011101010100-
1) Represent - (307.1875) 10 in Single & double Brecision Grmat.
  Stp-1: Convert the decemal into binary format.
    Integer pout
                            Practional part!
     1304
                             0.1815xa = 0.3750 ->0 .
     2/16,3-1
                             0-375×8=0.750-0.
                             0.75×20+01:5-51
                             1 20.0017
                    z (100110011 · 00(1)20 · 0)
                 = 11.001100110011x30000
    100110011
               Signed bit
                           montina scaling toctor
   Single precisions
                                             135
        6=8, S=1
                                             64-
       => E'= E+bias (32 bits)
                                             33-1
           E = 8+127 = 135
           = 10000111
         1.10000111 00110011 0011 ---- 0
                       Montesa
```

```
Double Parcision :
    Fig. 8=1
  (60 bit) => E'= E+bias
            = $4 1083 = 103 1
           = 100000000111
     10000000111 001100110011---0
     0.152x 5 = 0.32 ++>0
      0.5 x 3 =1 0.5 x 3610
      0.2xg= 110000)1
= (0.0001), ... Hootivoi) =
= 0.0001 x 20 exponent
= 0.0001 x 20 exponent
           F61 = F61 +0.
     0-111111-0001----09
```

Double Precision: -

S=0, E=0

E'=E+bias (60 bits)

= 0+1023

= 1023

= 111111111

0 [[[[[[1]]]]]] 000] - 0

L E'

Signed bit Modifies

at tel est - m

comider two Ploating point number X=MINE, Y= MINES

rules:

Step-Oir Select the number with a Smaller exponent and shift its manifes to right, a number of steps equal to the difference in exponents lez-eil

Step-@: Set the exponent of the sesult equal to the larger exponent

Step-3: perform addition / Subtraction on the mantisas and determine the sign of the sesult.

Step-0: Normalise the secult if necessary.

a to a line of all advisors

```
Ex:-
    Add single Parcision Ploating point numbers A & B
    where A = 44900000(H) & B = 48A 00000 H
    Steps:-
Sol
    Orpresent the numbers in Single Bucker formats.
     #= hnd 00000 = 01000100100100000 ----- 0
     0100 0100 1001
                          typenent
                                      mortina
     B= 424 00000 = 010000101010 00000 ..... 0
     0100 0010 1010
                         exponent
    Exponent foot A = 10001001 = 137 = E'
               E'= E+bias
               E= E'- bias = 137-127=10
    Exponent for B = 10000101 = 133 = E'
                  6 = FE1 -EE1 = 3
    0
    Mantisa of B= 010 00000 ---- 6
                0000 01000000-----
    Step - 3:-
     Add mantisas of A&B.
    Montina of A = 00100000- -- -- 0°
     Mantisa of B= 00000100 ---- 0
    Teplace.
    Add the sesult mantina into the mantina of A.
```

```
= 0 10001001 00100100----0
                              = (449200000 H)
required Hexadrimal numbers.
       Fx: Subtract the Single Precision Ploaling point numbers
        AEB where A = 44900000H & B= 42400000H
step-1 step-10 exeposesent the numbers in the single precision format
            B= 42A00000 1 = 0 10000101 01000000 -- -- 03
         Exponent toos A = 10001001 = 137 = E1
                                                           E'= E+ bias
                                                           E= E'- bias = 137-127=10
       Exponent for B = 10000101 = 133 = E'
                                                      F = F'-bias
                                                          E= 133-127=6
  (3) Rantisa of B= 01000000 - -- 0°

Subtract mantisas of n& B.


Hontisa of A = 00100000 - -- 0°

Hontisa of A = 001000000 - -- 0°

Hontisa of A =
                                                                                                                                                                                                                     Daniel -
    O replace mantisa of n with result mantisa
                              010001001 00011100 - - · · · · °
                          = (448E00000H)
                                                      required Hexadecimal number.
```

Design of last noder:
Carry look ahead generalor/adder:
Ina fulladder the carry input of each fulladder is connected to the carry input of the next stage whe Sum & the carry outputs of any stage cannot be resolved until the input carry occurs, this leads to a time delay in the addition process. This delay is known as carry Propagation delay.

Consider the circuit of fulladder.



 $R_1 = A_1 \oplus B_1$ $G_1 = A_1 \oplus B_1$ $Olp Sum G_1 = P_1 \oplus G_1$ $Olp \cdot Corry C_{1+1} = G_1 + P_1 G_1$ I = 0, $G_1 = G_0 + P_0 G_1$ I = 1, $G_2 = G_1 + P_1 G_1$ I = 2, $G_3 = G_1 + P_2 G_2$ $G_3 + P_2 G_2 + P_2 P_1 G_0 + P_2 P_1 P_0 G_1^2$

Micoro Parogarommed Contral: Micoro Perogramming: - It is a method of Control with dusign in which the control signal selection and Sequencing information is stored in a RAM or ROM collect a CM (control Memory) withe control Signals to be activated at only time or specified by a micoro, instruction. JA Sequence of 1 091 moste miero operations designed to Control Specific operations Such as Addition, multiplicationete is called a micso Рыоднат. Exturnal Sequences inputo R Condition Control Address CLK Register (CAR) Read Address lovelnos Memory

Control Words .

Control signals to

system bus

Micro instruction

Pro15 01

Decoder

Control signals


within CPU

The control address stegisles holds the address of the next instruction to be stead every time a new instruction is loaded into IR. the output of the Sectuences & loaded in CAR (control address stegisles)


Pasues. Read command Control memory (CM).

location is seed into micro instruction seguster.

increases by the clock and the contents of micro instruction elegister generates control signals which are delivered to warrow. Parts of the processor in the correct sequence.



Scanned by CamScanner



The Memory System [Unit-11] (1)
Basic Concepts, Semiconductor RAM Memories, ReadOnly Memories, Speed, Size and Cost, Cache Memories,
Performance Considerations, Virtual Memories, Memory
Management Requirements, Secondary Storage.


Some Basic Concepts:

The maximum size of the memory that can be used in any Computer is determined by the addressing Scheme.

for eg. a 16-bit Computer that generates 16-bit addresses is Capable of addressing up to 216 = 6416 addresses instructions memory locations. Similarly machines whose instructions generate 32-bit addresses can utilize a memory that generate 32-bit addresses can utilize a memory that Contains 23 = 49 (giga) memory locations. Similarly contains 249 = 17 (tetra) locations.

Most modern Computers are byte addressable (Show in fig) Shows the possible address assignment for a byte-addressable 32-bit Computer.

The memory is usually designed to Store and retrive data in word-length quantities. In fact, number of bits actually Stored or retrived in one memory access is the most Common definition of the word



1 his Propert

fig: Connection of memory to the processor

From the above fig., it Shows that the memory and

processer are represented in two different blocks.

Processer are represented in two different blocks.

Data transfer between the memory and the processor

takes place through the use of two processor registers,

takes place through the use of two processor registers,

usually called MAR (Memory Address Register) and MDR

(Memory Data Register).

If MAR is k-bits long then MOR is n-bits long. then the memory unit may Contain up to ak addressable locations. During the memory Cycle, n bits of data are transferred between the memory and the processor.

This tronsfer takes place Over the processor bus, which has k-address lines and n-data lines. The bus also includes R/W and memory function

Completed (MFC) for co-ordinating data transferes. (9)

If read or write operations involve Consecutive address location in the main memory, then a "block transfer" operation can be performed. In which the Only address sent to the memory is the one that identifies the first location.

A usefull measure of the Speed of the memory units is the time that elapses between the initiation of an operation and the Completion of that operation.

This can be referred to as "memory access time".

Another important measure is the "memory cycle time", in which is the minimum time delay required between the initiation of two Successive memory operation.

One way to reduce the memory access time is to use a "Cache memory". This is a small, fast between the larger, Slower memory that is inserted between the larger, Slower main memory and the processor. It holds the main memory and the processor and their currently active segment of a program and their data.

The address generated by the processor is referred to as "virtual" or "logic address." The maping function is implemented by a special memory Control Circuit,

often called the "memory management Unit".

Semiconductor RAM memories:

The semiconductor memory includes a memory cell array including a no-of memory cells arranged in a rows and column, a no-of word lines each Connecting all memories rells in a row and a no-of bit cells.

Semiconductor memories are available in wide range of speeds. Their cycles times range from 1000s to less than 1000s. When first introduced in the late 1960's they were much more expensive than the 1960's they were much more expensive than the magnetic (ore memories they replaced. Becaus of magnetic (ore memories they replaced. Becaus of rapid advances in VLSII (very Lorge Scale Integration) rapid advances in VLSII (very Lorge Scale Integration) technology, the Cost of Semiconductor memories has dropped dramatically.

Internal Organization of Memory Chips:

Memory cells are usually Organized in the form of array, in which each cell is Capable of Storing one bit of information.


Each vow of cells Constitute of a memory word, and all cells of a row are Connected to a Common line reffered to as the "word line" which is driven

by the address decoder on the Chip. The Sense/Write (3) Circuits are connected to the data input/output lines of the Chip. The Cells in each Column are connected to a Sense/Write Circuit by

During the read operation, these circuit sense, or read, the information stored in the cells selected by a word line and transmits the information to the Output data lines.

During write Operation the sense/Write Circuit receive input information and store in the Cells of the Selected word.

The fig is an eg of Very Small memory Chip
Consisting of 16 words of 8 bits each. This is reffered
to as 16x8 organization.



Scanned by CamScanner

Static Memories :-

Memories that Consists of Circuits Copable of retaining their State as long as power is applied are known as "Static Memories".

The fig illustrated how Static Ram or SRAM cell may be implemented. Two inverters are cross-Connected to form a latch. The latch is connected to two bit to form a latch. The latch is connected to two bit lines by transistors Ti and Tz. These transistors act as lines by transistors Ti and Tz. These transistors act as lines by transistors Ti and Tz. These transistors act as lines by transistors Ti and Tz. These transistors act as lines by transistors Ti and Tz. These transistors are turned off and the of the word line. When the word line is at the ground level, the transistor are turned off and the




fig: A static RAM Cell.

Read Operation:

In order to read the state of the spam cell, the word line is actived to close Switches II, and II. If the word line is actived to close Switches II, and II and cell is in state 1, the signal on bit line b is high and

and the signal on bit line b' is low. The opposite is true if the cell is in state o. Thus band b' are Complements of each Other.

Write Operation:

The State of the cell is set by placing the appropriate value on the bit line b and its

Complement on b, and then activating the word line.

This forces the cell into Corresponding State: The required Signals on the bit lines are generated by the Sense/Write Circuit.

with median place they

CMOS Cell:-

The cruos realization of the memory cell is given below the fig. Transistor pairs (T3, T5) and (Tu, T6) from the inverters in the latch. The state of the cell is read or written as just explained.

For eg. in State 1, the Voltage at point x is maintained by high vort by having transistors T3 & T6 on, while Ty & T5 are off. Thus if Ti & T2 are turned on (Closed), bit lines b & b' will have high and low Signals respectively.


The power Supply Voltage Vsupply is 5v in Older CMOS SRAMS OF 3-3 v is new low-Voltage

Versions. If the power is interrupted the cell's Content will be lost. When power is restored, the latch will settle into Stable State, but it will not necessarily be the same State the cell was in before the interruption.

Hence, sram's are soid to be "Volatile memories" because their Contents are lost when power is interrupted.

A major advantage of CMOS, SRAMS is their very low power Consuption because Current flows in the Cell only when the Cell is being accessed.

SRAMS can be accessed very quickly. Access time of just a few nanoseconds are found



Static RAm's are fast, but they come at high cost because their cells require several transistors. Less expensive RAm's can be implemented if similar Simpler cells are used. How ever, Such cells do not retain their State indefinitely; hence they are called "dynamic RAm's" (DRAM's)

Information stored in DRAM memory cell in the form of a charge on a Capacitor, and this the form of a charge on a Capacitor, and this Charge can be imaintained for only ten of milliserands. Since, the cell is required to store information for much more larger time.





fig: A single transistor dynamic memory cer.

The above fig shows A-single transistor dynamic memory cell. T is turned on and an appropriate memory cell. T is turned on and an appropriate voltage is applied to the bit line. This Causes a known amount of Charge to be Stored in Capacitor.

The following fig shows the 16- mega bit DRAM chip,



divided into 512 groups of 8, so that each row can divided into 512 groups of 8, so that each row can store 5128 of data. 12 address bits are needed to specify select a row and 9-bits are needed to specify a group of 8-bits in the selected row. Thus, a a group of 8-bits in the selected row this al-bit address is needed to access a byte in this memory.

The higher order 12-bits and low-order of 9-bits of the address Constitute the row & Column address of a byte. During a read/write operation, the row address is applied first:

It is loaded into the row address latch is reffered to a signal Pulse on the "Row Address Strobe (RAS)" input of the chip. Theon Read Operation is initiated, in which all cells on the selected row are read & refreshed.

After the row address is loaded, the Column is applied to the address pins are loaded into the Column address latch under the Control of "Column Address Strobe (CAS)" signal.

The information in the latch are decoded and the appropriate group of 8 sense write are selected. If the control signal indicates the Read operation the old values of the selected circuits operation the old values of the selected circuits ared transferred to the datalines Oz-o. For ared transferred to the datalines on the Dz-o lines write operation the information on the Dz-o lines is transferred to the selected circuits. This is transferred to the selected circuits the Contents information is then used to overwrite the Contents of the selected cells in the Corresponding 8-Columns.

The timing of the memory device is Controlled asynchronously. A specalized memory Controller circuit provides the necessary Control Signals. RAS & CAS provides the necessary Control Signals. RAS & CAS signals. The processor must take into account signals. The processor must take into account the delay in the response of the memory. Such the delay in the response of the memory. DRAM's". memories are reffered as "Asynchronous DRAM's".

Advantages :-

=> It has high density & low cost, these are widely used.

the me of peter delight

> Available Chips are of size IM to 256M bits & larger Chips are developed.

A DRAM chip is Organized to read/write a number of bits in parallel.

> It provides flexibility in designing memory systems.

Fast Page Mode :- 11

When the ORAM is accessed, the Contents of all 4096 Cells in the selected row are sensed, but only 8-bits are placed on the data lines Ox-o. This byte is selected by the Column address bits As-o. byte is selected by the Column address bits As-o. A Simple modification can make it possible that A simple modification can make it possible that is a latch can be added to the olp of the sense amplifier in each Column.

The most usefull arrangement is to transfer the bytes in Sequential orders which is achieved by applying a Consecutive sequence Column addresses under the Contorl of Sucessive CAS Signals. This under the Contorl of Sucessive CAS Signals. This Scheme allows transferring a block of data at a Scheme allows transferring a block of data at a much faster rather than Can be acheived for transfers involving random addresses.


"fast Page Mode" features.

Synchronous DRAMS:

More recently developments in memory technology have resulted in DRAM's whose Operation is directly Synchronized with a clock Signal. Such memories are known as Synchronous DRAM's (SDRAM'S).

ready is a supple of the state of

The below fig shows the Structure of SDRAM:-



The address & data Connections are buffered by means of registers. The olp of each sense amplifier is Connected to a latch. A Read operation Couses the. Connected to a latch. A Read operation couses the. Contents of all cells in the selected row to be loaded into the tatches. If an access is made for refreshing

purposes but it will not Change the Contents of the these latches and it will refresh the Contents of the Cell. Data held in the latches and it will that Corresponds to the selected Columns are transferred into the data of register.

SRAm's have several different modes of Operation, which can be selected by using control information into "mode" register.

IR In SDRAM'S it is not necessary to provide externally generated pulses on the CAS line to Select Successive Columns. They necessary Control Signals are provided internally using a Column Counter and the clock Signal. New data can be placed on the datalines in each Clock Cycle. All actions are triggered by the rising edge of the Clock.

First, the row address is latched under control of the PRAS signal. The memory typically takes 2 or 3 clock Cycles.

Watercy & Band Width:

Transfer between the memory and the processor involve Single words for data or small blocks of words. Sarge blocks, Constituting a page of data are transferred between the memory and the disks. The speed and efficiency of these transfers have large impact on the performance of the Computer System. A good the performance of the Performance is given by two parameters: indication of the performance is given by two parameters: "Natency & Bandwidth".

The term "memory Datency" is used to refer the amount of time it takes to transfer a word of data to or from the memory. In this case of reading or writing a single word of data, the latency provides a complete indication of memory performance.

When transferring blocks of data, it is lof intrest to know how much time is needed to transfer entire block. Since blocks can be Variable in Size. it is useful to define a performance measure in

terms of number of bits or bytes that Can be transferred in one second. This measures is often reffered as "SandWidth". The bandwidth of a memory unit depends on the speed of access to the stored data on the number of bits that Can be accessed in parallel.

Double Data Rate MSDRAM:

The Standard SDRAM perform all actions on the device vising edge of the clock Signal. A Similar memory device is available, which accesses the cell array in the same way, but transfers data on both edges of the same way, but transfers data on both edges of the clock. The latency of these devices is the same for clock. The latency of these devices is the same for standard soram's. But, Since they transfer data on standard soram's. But, Since they transfer data on both edges of the clock, their bandwidth is essentially both edges of the clock, their bandwidth is essentially doubled for long burst transfers. Such devices are known as "Double Data Rote SDRAM's) or (DORSDRAM's) known as "Double Data Rote SDRAM's) or (DORSDRAM's)

SStructure of Ranger Memories .-

Static Memory System:

Consider a memory Consisting of 214 (2,097, 150)

words of 35 bit each. The fig. Shows how we can
implement this memory using 513KX8 Static memory
Chips-


Each Column in the fig Consists of four chips. (a) which implement one byte position. Four of these sets provide the required DMX32 memory. Rach Chip has a control input called "Chip Select". When the input is set to 1, it enables the chip to accept data from ar to to place data on its data lines. The RIW or to provide a Common inputs of all chips are tied together to provide a Common RIW control.

Dynamic Memory System:

The organization of large dynamic memory Systems is essentially the Same as the memory shown in fig. However physical implementation is often done more conviniently in the form of "memory modules".

Modern's Computers use very large memories; even a small personal Computer is likely to have atleast 39 bytes of memory. However, if a large memory is built by placing DRAM Chips directly on the main memory system printed-circuit board that Contains the processor, often referred to as "mother Board", it will occupy an unacceptably large amount of space on the board.

product for account to consider the



the predominant Choice for implementing Computer main memories. The high densities acheivable in these chips make large memories economically feasible-

Memory Controller:

Chips use multiplezed address inputs. The address is divided into two parts. The higher-order address bits, which select a row in the cell array, are provided first and latched into the memory chip provided first and latched into the memory chip under control of the RAS Signal. Then the lower under address bits, which select a column, are order address bits, which select a column, are provided on the same address pins and latched provided on the same address pins and latched together cas signal.

A typical processor issues

address at the Same time. The required

multiplexing of address bits is usually performed

multiplexing of address bits is usually performed

by a memory Controller Circuit, which is interposed

by a memory Controller accepts a Complete

shown in fig. The Controller accepts a Complete

shown in fig. The Signal from the processor

address and the RIW signal from the processor

under control of a Request signal which indicates

that a memory access operation is needed. The

Controller provides the RAS-CAS timing, in addition

to its address multiplexing function. It also sends the R/W and cs Signals to the memory.




fig use of a memory Controller
The Cs signal is usually active low, hence it is
shown as as in the fig. Data lines are connected
directly between the processor and the memory.

Refresh Overhead: Rambus Memory:

The performance of a dynamic memory is Characterized by its latency and bandwidth. Since all dynamic memory chips are similar Organizations for their cell arrays, their latencies are tend to be similar if the chips are produced using the same manufacturing process.

ODR, SDRAM's and Standrand SDRAM's are Connected to the processor bus. Thus, the speed of transfers is not just a function of the speed

mil salaranj i atterbera

of the memory. device - it also depends on the speed of the bus.

A very wide bus is expensive and requires a lot of space on the motherboard An alternative approach is to implement a narrow busthat is much faster. This approach was very used by Rambus to develop a proprietory design known as "Rombus." The key feature of Rambus technology is a fast signalling method used to transfer information between chips.

The reference Voltage is about 2 & the two logic values are represented by 0.3 V swings above and below vref. This type of signalling is generally known as "differential Signalling".

Differential signaling and high transmission rates require Special techniques for the design of wire connections that serve as Communication links. These mequirements make it difficult to make the bus wide. It is also necessary to design make the bus wide. It is also necessary to design special circuit interfaces to deal with the differential special circuit interfaces to deal with the differential signals. Rambus provides a Complete specification signals. Rambus provides a Communication links, called for the design of Such Communication links, called the "Rambus Chonnel".

Circutory needed to interface to the Rambus .. Channel is included an the chip. Such Chips are known as "Rambus DRAM's (RORAM's)".

The original Specification of Rambus provided for a Channel Consisting of 9 data lines and no-of Control and power supply. 8 of data lines are intended for transferring a byte of data. The 9th data line for transferring a byte of data. The parity Checking. Can be used for purposes Such as parity Checking. A 2-channel Rambus is also known as Direct A 2-channel Rambus is also known as bytes of data). RORAM, has 18 lines intended. (transfers & bytes of data).

Communication b/w the processor, or some other device that can serve as a master, and RDRAM modules, which serve as slaves, is carried out by means of packets transmitted on the data lines. There are 3 types of packets; request, aknowledge, and data.

Rambus technology Competes directly with the DDR and SDRAM technology. Each has Certain advantages & disadvantages. Finally we str in the memory market, assuming that the performance memory market, assuming that the performance is adequate, the decisive factor is often the price of Components.

all records for law to the

Both SRAM and DRAM chips are volotile, which that they lose the stored information if Power is turned off. There are different types of ROM's they are: - PROM, EPROM, EFPROM. promon to the memory

Rom: -

The below fig Shows the Configuration for a ROM cell A logic value "O" is stored in the cell if the transistor is connected to ground P, otherwise a lis through a Stored. The bit line is connected resistor to the power supply. To read the state of the Cell, the word line is activated. Thus the transistor switch is closed and the voltage on the bit line drops to near zero if there is connection blo the transistor and ground. A sense circuit at the end of the bit line generates the proper output value. Data are written into a ROM when it is manufactured.

Connected to store a o Connected to Store a 1" at a tolly make north offer

ROM Cell.

of ROM called "Programmable Read Only Memory".

The street All get

in this, the programability is achieved by inserting a fuse at point plas shown in Romfig). Before it is programmed, the memory Contains all zero's (o's).

The user can insert is at the required locations by burning out the fuses at the locations using high - current pulses.

* Prom's provide flexibility & Convinience.

* Prom's provide faster & less expensive because they can be programmed directly by the users. The ROM and eprom are irreversible.

EPROM :-

This is an type of Rom, which allows the stored data to be crased and new data to be loaded. Such an erasable, Reg Reprogrammable Rom is usually called as "Eprom".

Repromis are Capable of retaining Stored inflace information for long time, they can be used inplace of Roms.

In the EPROM & ROM has Similar Structure. In

all their space

EPROM cell, the Connection to ground is always (13) made at point 'p' and a special transistor is used, which has the ability to function as either as a normal transistor or as dis transistor that is always turned off i.e., the transistor can be programmed to behave as a permanently Open Switch.

The important advantange is that their Contents can be closed and reprogrammed.

The disadvantage is that a chip is removed physically from the circuit for reprogramming and the entire contents is erased by exposure to u·v (ultra Violet) rays. light. thinken done he so that attend you

REPROM :-

The another Version of erasable PROM's that can be both programmed and erased electrically Such chips are called Exprom's. It is possible to erase the contents selectively

The disadvantage is that different Voltages are needed for erasing, writing & reading the Stored data.

Flash Memory: - of a material and the man

Flash memory is intermediate blu EPROM & EEPROM . Rike EEPROM , flash memory uses an electrical erasing technology.

An entire flash memory can be erased in one or a few sensor's which is must faster than RPROM.

Flash memory uses only one transistor per bit and so achieves the high density.

Single flash chips don't provide Sufficient storage Capacity for applications mentioned. Storage memory modules Consisting of a no. of Chips Rarger memory modules consisting of a no. of Chips are needed. There are two popular choices for implementation of such modules: They are implementation of Such modules: They are

(i) Flash Cards

Speed Size & Cosst:-

It is very clear that Very fast memory can be implemented if SRAM Chips are used. But these chips are expensive because their basic cells have "6" transistors, which precludes packing a very large no of Cells into one Single Chip.


The alternative use is to use "Dynamic Ram (") Chips", which have much simplier basic cells and thus are much expensive. But such memories are significantly slower.

memory units in the range Although dynamic memory " of hundred's of megabytes can be implemented at reasonable cost, the affrodable z size is still Small Compared to the demands of large programs with voluminous dato. A solution is to provide by using Secondary Storage mainly, magnetic disks to implement large memory spaces. Very large disks are avoiable at reasonable price, and they are used extensively in memory Computer systems. The entire Computer memory can be viewed as the hierarch depicted in (fig). The processor registers are at the top in terms of the speed of access. The next level of the hierarchy is relatively small amount of memory that can be implemented directly on the processor chip. This memory is called a "Processor Cache". Fnother next level of hierarchy is Called the "main memory".

starting of fac

This rather large memory is implemented using dynamic memory Components, typically in the form of SIMM's, DIMM's or RIMM's.

Disk devices provide a huge amount of inexpensive Storage. They are very slow Compared to the semiconductor devices used to implement in the main memory:



The speed of the memory is very low, because 13 for good performance, the processor cannot spend much of its time waiting to access instructions and data in main memory.

An efficient of Cache mechanism is based on a property of Computer programs called "locality of reference". Analysis of programs shown the most of their excecution time is spent on routines in which many instructions are excecuted repeatedly.

The instructions is localized areas of the program are excecuted repeatedly during some time period and the remainder of the program is accessed relatively infrequently. This is reffered to as "locality of reference". This is divided into two types in Temporal (ii) Spatial

The temporal means that a recently excecuted instructions is likely to be excecuted again.

The "spatial" means that instructions in close proximity to a recently excecuted instructions (Based on instruction address).

If the active segments of a program can be placed in a fast cache memory, then the total

excecution time is reduced

The temporal aspect of the locality of reference that when ever an information item is first needed, this item should be brought into cache where it it is needed.

The spatial aspect suggests that instead of fetching one item from the main memory to the cache, it is useful to fetch several items that reside at adjacent addresses.

The term "block" to refer to a set of configuous address locations of some size. Another item is refer to a cache block is " Cache line".

The Cache memory can store a reasonable no of blocks at any given time, but this number is small compared to the total no of blocks in the main memory.

The Correspondence blu the main memory blocks and those in the cache is specified by a

mapping function.

The Cache Control must decide which block should be removed to create space for new block that Contains the referenced word. The

collection of rules for making this decision is replacement Algorithm".

The RIW operation is performed on the appropriate cache location. In read operation, the main memory is not involved in the land to The write operation may be proceed into two ways in Write through Protocol

(ii) Write - black or Copy black

(back)

In write-through protocol, both Cache memory and the main memory locations are updated Simultaneously and the bound to me the

in write back or copy back, the cache memory is only updated and the updated part is marked with its associated flag bit. The bit is known as dirty or modified bit". The main memory location is updated later, when the block Containing this marked word is to be removed them from the coche to make room for a new block.

When the addressed word in a Read operation is not in the Cache, a "read miss" Occurs.

The later approach, which is called load-through. or early restart. In this, it reduces the processor's waiting period but it is more complex circuitary.

During write operation, if the addressed word is not in cache, a "write miss" occurs. Then, the writethrough is used, the information is written directly into the main tall agreed studying segun

In this case of Write back protocol, the block Containaing the addressed word is first bought into the cache, and then the desired word in the cache is overwritten with the new information.

Performance Considerations:

Two key factors of a Computer are perform--ance & cost performance depends on how fast instructions can be brought into the processor for excecution & how fast they can be excecuted.


An effective way to introduce parallelism is to use an interdealved Organization with many the second relief of

Interleaving:

If the main memory of a Computer is

structured as Collection of Physically Seperate modules, each with its own address bytes are address Buffer Registers (ABR), and data Buffer Registers (OBR).


The memory access operations may proceed in more than one module at the same time. Thus, the aggregate rate of transmission of words to and from the main memory system can be increased.



(a) Consecutive words in module.

— m bits > < k bits > MM address

Address in module Module. MM address



something and the manufactories appear of the transport

(b) Consecutive words in Consecutive modules

In figure, the memory address generalized by the processor is decoded. The high order k bits name one of 'n' modules and the low-order 'm' bits name a particular word in that module.

When consecutive locations are acrossed when a block of data is transferred to a Cache, only a one module is involved. At the Same time, however, devices with DMA ability may be accessing information in other memory modules.

The fig(b), is a more effective way to address the modules is Called memory intervaling. The low order K bits of the memory address select a module, and the high-order m bits name or location with in that module. The Consecutive address are located in Successive modules. To implement the interleaved Structure, there must be alk modules Otherwise, there will be gaps of nonexistance location in the memory address space.

1-11+ Rate & Miss Penality:-

An excellent indicator of the effectiveness of a particular implementation of the memory

hierarchy is the sucess rate in accessing information at various levels of the hierarchy. A Sucessfull access 18 to data in a Cache is Called a "hit". The no of hits stated as a fraction of all attempted accesses is called the "hit rate" and the "miss rate" is the no of misses stated as a fraction of attempted accesses.

The entire memory hierarchy would appear to the processor as a single memory unit that has to access time of a Cache on the processor chip and the size of a magnetic disk.

Performance is adversely affected by the actions that must be taken after a miss. The extra time needed to bring the desired information into the needed to bring the "miss penality". In general, the Coche is called the "miss penality". In general, the miss penality is the time needed to bring a block of data from a slower unit in the memory hierarchy to a faster unit:

The rough estimate of the Cache Can be obtained as follows: Time with out Cache

is posterior in a the sort materials to their design

Carches on the Processor Chip:

When information is transferred between different Chips, Considerably delays are introduced in driver and receiver gates on the chips . Unfortunately, space on the processor Chip is needed for many other functions, this limits the size of the Cache that can be accommodated.

The average access time experienced by the processor in a system with two levels of coche is

tare = h1C1 + (1-h1)h2C2+ [1-h1][1-h2]M

where I'm hall he

hi= hit rate in the Di Cache

ha = hit rate in the Ra (Cache

C1 = time to access information in the C, Cache

C2 = time to access information in the R2 Cache M = time to access information in main memory.

(1-h1) (1-h2) is Should be low. If both hish2 are in

the 90 % ronge, then the no of misses will be less.

Other Enhancements:

Write Buffer:-

When the write through protocol is used, each write Operation results in writing a new Value into the main memory. The processor must wait for the memory function to be completed. The processor (19) typically doesnot immediately depend on the result of a write Operation, so it is not necessary for the processor to wait for write requested to be completed. No improve performance, a write buffer can be included for temporary storage of write requests. The write buffer may hold a no. of write requests. Afterward, the Contents of the buffer are written into the main memory Thus, the write buffer also works well for the "write -back protocol". tilly bill of feature of the

Prefetching:

The new data are brought into the Cache when they are first needed. The processor has to pause untill the new data arrive, which is the effect of miss penalty.

To avoid Stalling the processor, it is possible to prefetch the data into the Cache before they are needed. The simplest way to do this is through software.

A special prefetch instruction may be provided in the instructions set of the processor. A prefetch instruction is inserted in a program to cause the data to be loaded in the Cache by the time they are needed in the program. Prefetch instructions can be inserted into a program either by the programmer or by the Compiler. It is obviously preferable to have the Compiler insert these instructions, which can be done with good success for many applications.

Prefetching can also be done through hardware. This involves adding circuitry that attempts to discover a pattern in memory references and then prefetches data according to this pattern.

Lock Up Free Cache:

The software prefetching scheme does not work well if it interferes significantly with the normal excecution of instructions. This is the case if the action of prefetching stops Other accesses to the cache until the prefetch is Completed. A cache of this type is said to be locked while it services a miss. A cache that can support multiple outstanding misses is called "lock up free". Since it

Circuitry that keeps track of all Outstanding misses. Rock up free Caches were first used in the early 1980's in the Cyber Series of Computers manufactured by "Control Data Company".

Virtual Memories: + 1991 (1997) All Michael

In most modern Computer Systems, the Physical main memory is not as large as the address space spanned by an address is issued by the space spanned by an address is issued by the processor. The size of the main memory in a typical computer ranges from a few hundred megabytes to 1G bytes. When a program doesnot megabytes to 1G bytes. When a program doesnot completely lit into the main memory, the parts completely lit into the main memory.

Techniques that automatically more program and data blocks into the physical main memory when they are required for excecution is Called Virtual techniques.

The binary address that the Processor issues for either instructions or data are Called "Virtual" or Rogical Addresses.

These addresses are translated into physical addresses by a Components:

If a virtual address refers to a part of the program or data space that is Currently in the program or data space that is Currently in the physical memory, then the Contents of the appropriate location in the main memory are accessed immediately. If the referenced address is not in the main memory, its contents must be brought into a suitable location in the memory.

The below fig, shows an Organization that implements virtual memory




fig: Virtual memory Organization

A special hardware unit, called the "Memory

Management Unit" [MMU], translates Virtual

(21)

Con instructions] are in the main memory the data is fetched as and transfers to Cache memory.

If the data are not in the main memory the MMU causes the ois to bring the data into the memory from the disk. Transfer of data b/w the disk & main memory is performed using DMA.

Address Translation: - Lulan production of all


A simple method for translating virtual address into physical address is to assume that all programs and data are composed of fixed-length unit called "Pages", each of which consisting of block of words that occupy contigous locations in the main memory. pages commonly range from 2x to 16 k bytes in length. Pages should not be too small, because the access time of magnetic disk is much longer than the access time of the main memory. If pages is too large it is possible that a Substantial portion may not be used, yet this unnecessary data will occupy Valuble space in the memory.

A vivtual memory address translation method

ALL THE WAY A SECOND

based on the Concept of fixed length pages (is shown in fig). Each virtual address generated by the processor, whether it is for an instruction fetch or an operand fetch store operation is interpreted as "Virtual Page Number" (higher Order bits) followed by an offset (1000-order bits) that specifies the location of a particular byte (or word) within a page.

This information includes the main memory address where the page is stored and the current status of the page. An area in the main memory that can hold one page is called page frame. The starting address of the page table is kept virtual address from virtual address from processor in a page table base register.



Scanned by CamScanner

The page table information is used by 4mu for every read & write access, so ideally, the page table should be situated within the MMU. Unfortunately the page table may be rather large, and since the implemented as part of the MMU is normally processor chip, it is immpossible to include a page table on this Chip. A small Cache usually called the "Translation Rookaside Buffer" (TLB) is incorporated into the MMU for this purpose. The operation of the TLB with respect to table in the main memory is essentially the page as the Operation we have in Conjunction Virtual address firm Processor with the cache memory. vivtual Pg.no offset reary Planchester 1 1 1/3 1 14 1 1 1 1 TLB all the at Page Rame Control Page number bits in memory has the state of Storal i miss Autor Tasaspeoul I Page frame offset fig: Use of an associative-mapped memora Physical address in main TLB

Scanned by CamScanner

When a program generates an access request to a page that is not in the main memory, a "page fault have occured. The whole page must be brought from the disk into the memory before access can proceed. When it detects the page fault the MMU asks the operating System intervene by raising an exception (interrupt). It is essential to ensure that the interupted task can continue correctly when it

excecutionthe disk before it is removed from the main memory. dans carte monear

Memory Management Requirements:

THE R. P. LEWIS CO., LANSING

If all the program doesnot fit into the available physical memory, parts of it are removed from the disk into the main memory when they are to be excecuted.

Management routines are part of Operating System of the Computer: It is convinient to assemble the

address space, called the system space that is (23) Sperate from the Virtual Space in which user application programs reside. The later space is called the "user Space". The MMU uses a page table base register to determine the address of the table used in the translation process.

In any Computer System in which independent user programs coexist in the main memory, the notion of protection must be addressed. No program Should be allowed to destroy either the data or instructions of other programs in the memory. The processor has two states of protection, the "Supervisor state" and the "user State". As the name Suggets, the processor is usually placed in the Supervisor State when Operating System routines are being excecuted and in user state to excecute user programs. These previleged instructions, which include such operations as modifying the page table base register can only be excecuted while the processor is in the and the following the Supervisor State.

It is sometimes desirable for one application program to have access to certain pages belonging to another program. The operating system can arrange this by Causing these pages to appear in both spaces.

Secondary Storage: - 11 of white

Surge Storage requirements of most computer systems are economically realized in the form of magnetic disks. Optical and magnetic tapes which are usually reffered to as secondary Storage devices.

Magnetic Hard Disk -- I have at the

As the name implies, the Storage medium in a magnetic disk system Consists of one or more disk magnetic an a Common spindle. A thin magnetic film is deposited on each disk, usually on both sides.

Digital information can be stored on the magnetic field film by applying Current pulses of suitable polarity to the magnetized coil. Using the Clock signal as reference, the data stored on other tracks can be read Correctly.

The modern approach is to combine the clocking information with the data. Several different techniques have been developed for such encoding. One simple Scheme depicted in (fig.c) is known as encoding or Manchester encoding". The drawback Manchester encoding is lits poor bit storage density. modern disk junits; the disks and In most the read/write heads are placed in a scaled, airfiltered enclosure. This approach is known as magnetic Magnetizing Winchester technology." Current - RIN head thin film Access mehanism Mechanical Structure onebit (C) Bit representation by phase encoding

The disk system consists of three key parts.

One part is the assembly of disk platters, which is usually reffered as the disk. The Second Part Comprises the electromechanical mechanism that spins the disk & moves the read/labrite heads; it is called "disk & moves the read/labrite heads; it is called "disk drive". The 3rd part is a electronic Circuitary that Controls the operation of System, which is called "disk Controller".

The Organization of data on a disk is illustrated in (below fig). Each Surface is divided into in (below fig). Each Surface is divided into Concentric tracks, and each track is divided into Sectors. The set of Corresponding tracks on all Surfaces of a Stack of disks from a logical Surfaces of a Stack of disks from a logical Cylinder. The data are accessed by Specifying Cylinder. The data are accessed by Specifying the Surface number, track number and the Sector number.

fig: Organization of one surfoce of a diste.

· Data bits are stored serially on each track. Dach & Sector usually Contains 512 bytes of data, but other sizes may be used. The data are preceded by a Sector header that contains identification information used to find the desired sector and on the selected track. There are additional bits that constitute an Error Correcting Code [Ecc]. The Ecc bits are used to detect & Correct errors that may have occured in writing or reading of the 512 data bytes. To easily distinguish blue two Consecutive Sectors, there is small intersector cap. In a typical computer, the disk is subsequently divided into logical partitions.

There are 2 Components involved in the time delay blu receiving an address and the begining of the actual data transfer. The first, Called the "seek time", is the time required to more the PIW head to the proper track.

The second Component Called "rotational delay, also

called "latency time". This is the amount of time

that elapses after the head is positioned over the

Correct track until the starting position of the addressed sector passes under the RIW head.

The sum of these two delays is called "disk access time".

Disk Controller:

Operation of a disk drive is Controlled by a disk Controller circuit. Which also provides an interface blow the disk drive and the bus that connects it to the rest of Computer System. The disk controller may be used to Control more than one drive.




fig: Disk Connected to the System bus. The disk Controller uses the DMA scheme to transfer blw the disk and the main memory.

Actually, these transfers are from to the data buffer, which is implemented as a part of disk

Mornimemory Address:- The address of the first main memory location of the block of words involved in the transfer ...

Disk Address - The location of the sector containing the beginning of the desired block of words Word Count: The no-of words in the block to be that is no triell transferred.

drive side, the Controller's major manie manage eres lost Albo III I functions are: Seek: Causes the disk drive to move the read write head from its current position to the desired

track.

Read :- Initiates a Read Operation Starting at the address specified in the disk address register Data read serially from the disk are assembled into words and placed into the data buffer for transfer to the main memory.

t this proposite pro month

Write = Transfers data to the disk jusing a control method similar to that for Read Operations, Enror Checking: Computes the Ecc Value for the data read from a given sector & Compares it

disk. The Corresponding Ecc value read from the

Software & Operating System Implications:

All data transfers activities involving disks are initiated by the Operating System. The disk is a nonvolatile Storage medium, so, the os itself is stored on a disk.

When power is turned off, the Contents of the main memory are lost. When the power is turned on again, the os has to be loaded into the main memory. Which takes place a part of process known as "booting". Row stores a small monitor program that can read and write main memory locations as well as read one block of data Il stored on the disk at address 0. This block reffered to as "boot black", Contains a loaded program. After the boot block is loaded into the memory by the Rory monitor program, it loads thei main parts of the os into the main memory. In a Computer system that has multiple disks, the os may require transfer from Several disks.

Floppy Disk .-

The devices previously discussed are known as hard or rigid disk units. "Floppy disks" are Smaller, Simpler and Cheaper disk units that Consist of flexible, removable, plastic diskette Coated with magnetic material. The diskette is enclosed in a plastic jacket which has opening where the RIW head makes Contact with the diskette. One of the Simplest Schemes used in the first floppy disks for recording data is phase or Manchester entading. Disk encoded in this way are said to have "single density". A more Complicated varient of this scheme, called "double density".

The main feature of floppy disks is their low Cost & Shipping Convenience. How ever, they have much smaller Storage Capacities, longer access times, and higher failure rates than hard disks. Current Standard floppy disks are 3.25 inches in diameter and store 1.44 or 2M bytes of data. Roid Disk Arrays:

Semiconductor memory speeds have

improved more modestly. The smallest relative improvement in terms of speed has been in disk storage devices, for which access times are still on the order of milliseconds.

High performance devices tend to be expensive. Sometimes it is possible to achieve very high performance at a reasonable cost by using a performance at a reasonable cost by using a no-of low cost devices operating in parallel.

In 1988, researchers at the university of California-Berkeley proposed a storage system California-Berkeley proposed a storage system based on multiple disks. They Called it "RATO", based on multiple disks. They Called it "RATO", for "Redundant Array of Inexpensive Disk". Using multiple disks also makes it possible to improve multiple disks also makes it possible to improve the reliability of Overall system. 6 different the reliability of Overall system. 6 different Configurations were proposed. They are known as Configurations were proposed. They are known as configurations were proposed. They are known as involved.

RAID O is the basic Configuration intended to enhance performance. A single large file is stored in several seperate disk units by breaking the file up into a no of smaller pieces and storing these pieces on different disks. This is Called "data striping". When the file is accessed for a read, all disks can deliver their olata in parallel.

RAID I is intended to provide better reliability
by storing identical copies of data on two disks
rather than just one. The two disks are said to be
mirrors of each other. Then, if one disk drive
fails, all read & write operations are directed to
its mirror drive.

RAID 2, RAID 3, RAID 4 levels achieve increased reliability through Various parity Checking Schemes without requiring a full duplication of disks. All of parity information is kept in one disk. Of parity information is kept in one disk. RAID 5 also makes use of a parity-based error recovery scheme. However, the parity information is distributed among all disks, rather than being is distributed among all disks,

Commodity Disk Considerations:

Most disk units are designed to connected to Standard busses. The performance of a disk unit depends on its internal structure and the interface used to Connect it to the rest of the System. The Cost depends largerly on the Storage Capacity, but it is also affected greatly by the Sales Volume of a particular product.

The different types of disks are in ATALEIDE Disks
(ii) SCSI Disks
(iii) RAID Disks

Optical Disks:

Large Storage devices can also be implemented using optical means. The familiar Compact Disk (co) used for audio System, was the first practical application of this technology. Soon after, the optical technology was adapted to the Computer environment to provide high-Capacity read-only storage referred to as "CD-Rom".

The first generation of CD's was developed in mid 1980's by the sony & Philips Companies, which also published a Complete Specification.

for these devices.

CD Technology: - who were sally


The optical technology that is used for CD system is based on loser light Source. A laser beam is directed onto the surface of the spinning beam is directed onto the surface of the spinning disk. Physical indentations in the surface are disk. Physical indentations of the disk.

They reflect the focused beam toward a photoma detector, which detects the Stored binary pattern.

A cross-section of small portion of CD is [Shown in fig], The bottom layer is polycarbonate plastic, which functions as a clear glass base. The Surface of this plastic is programmed to store data by indenting it with "pits". The unindented parts are called "lands". A thin layer of reflecting aluminium material is placed on top of a programmed disk.

The laser source and the photodetector are positioned below the polycarbonate plastic. The emitted beam travels through this plastic, reflects off the aluminium layer, and travels back toward the photodetector.

When the light reflects from the Solely from the pit, or solely from the land, the detector will see the reflected beams as a bright spot. See the reflected beams as a bright spot. But, a different Situations arises when the beam But, a different Situations arises when the beam moves through the edge where the pit Changes to moves through the edge where the pit changes to the land, and Vice Verso. The pit with is recessed the land, and Vice Verso. The pit with is recessed on quarter of the wavelength of the light. Thus



At the pit-land & land-pit transistions the detector will not see a reflected beam & will detect a dark (3) Spot. The CD is 180 mm in diameter. There is a 15-mm hole in centre. Data are stored on tracks that Cover pites area from 25-mm radius to 58-mm radius. The Space b/w the tracks is 1.6 microns. pits are 0.5 microns wide and 0.8 to 3 microns long. There are more than 15,000 tracks on a disk. If the entire track Spiral were unraveled, it would be over own Icm long!

at all the page in techniques of and techniques

Compt - producting application of the contraction o Since information is stored in binary form in CDs they are suitable for use as a storage medium in Computer System: The biggest problem is to ensure the integrity of stored data, Because the pits are very small, it is difficult to implement all of the pits perfectly. It is necessary to use additional bits to provide error Checking and Correcting Capability. CO's are used in Computer applications have such capability. They are called CD. Rom's, because after manufacture their Contents Can only be read, as with semiconductor ROM Chips-Stored data are Organized on CO ROM tracks in

the form of blocks that are called sectors. There are several different formats for a sector. One format is known as. Mode 1, uses 2352-byte sectors.

There is a 16-byte header that Contains a synchroni-zation field used to detect the begining of the sector and addressing information used to identify the sector.

Arror detection and Correction is done at more than one level. As in Go's each byte of Stored information is encoded using a 14-bit Code that has some error Correcting Capability. This code Can Correct single bit errors:

CD-ROM drives Operates at a norof different votational speeds. The basic speed, known as IX, is 75 sectors per second. The importance of CDROM's for computer systems stems for their large storage Capacity and fast access times large storage Capacity and fast access times compared to other inexpensive partable media, Such as floppy disks & magnetic tapes. They are widely used for the distribution of software, databases, application programs and Vedio games.

CD - Recordables :- A new type of CD was developed in the

late 1990's on which data can be easily recorded by a Computer user. It is known as CD-Recordable [CD-R]. A Spiral track is implemented on a 30 disk during manufacturing process. A laser in a CD-R drive is used to burn pits into a Organic CD-R drive is used to burn pits into a Organic dye on the track. When a burned Spot is heated beyond a Critical temperature it becomes Opaque. The written data Stored permanently. Unused portions of disk can be used to Store additional portions of disk can be used to Store

CD - Rewritrables: -

The most flexible CO's are those that Can be written multiple times by user. They are known as CO-RIN'S CCO-RelNritables.

The basic Structure of CO-RIN's is Similar to the structure of CO-RS. Instead of using Organic dye in the recording layer, an alloy of silver indium, antimony and tellurium is used. This alloy has intresting and useful behaviour when it is heated and cooled.

The CO-RIW drive uses three different laser powers. The highest power is used to record the pits. The middle power is used to put the alloy

into the Crystalline State; it is refferred to as "erase power". The lowest power is used to read the stored information. There is a limit on how many times a CO-RIW disk Can be rewritten. Presently this can be done upto 1000 times.

CD-RIN'S provide a low-cost Storage medium. They are suitable for archival Storage of information that may range from databases to photographic images. The CD-RIN drives are used for low-Volume distribution of information just like CD-Ris.

OVD · Technology:

The sucess of CD technology an the Continuing quest for greater storage Capability has led to the development of "Digital Versatile Disk" [DVD]. The first DVD standard was defined in 1996 by Consortium Companies. The Objective is to be able to store a full length movie on one side of DVD disk.

The physical size of DVD disk is the Same as for CD's. The disk is r2 mm thick, and it is 120mm in diameter. Its Storage Capacity is made larger than that of CO's by Several design Changes:

⇒ A red light laser with a wavelength of 635 nm is © used instead of the infrared light laser used in cois which has a wavelength of 780m. The shorter wavelength makes it possible to focus the light to a smaller spot.

⇒ Pits are smaller, having a minimum length of o.4 micron.

between tracks is 0.74 micron.

Of 4.7 Gbytes.

Access time for DVD drives are similar to CD drives. However, when DVD disk rotates at the same speed, the data transfer rates are much higher because of the higher density of Pits.

DVD- RAM:-

A rewritable version of DVD devices known and DVD-RAM, has also been developed. If it provides a large storage Capacity. Its only disadvantages are higher price and relatively slow writing speed. To ensure that the data have been recorded correctly on the disk, a process known as write Verification is performed.

Magnetic tapes are suited for off-line storage of large amount of data. They are typically used for hard disk backup purpose and for archival storage. Magnetic tape recording uses the same principles are used in magnetic-disk recording. The main difference is that the magnetic film is deposited on a very thin 0.5 or 0.85 inch wide plastic tape. A seperate RIW head is provided for each bit position on the tape, so that all bits of a Character Can be done read or written in parallel. One of the Character bits is used as parity bit. Data on the tape are organized in the form of records seperated by gaps [as shown in fig]. The record gaps are long enough to allow the tape to attain its normal speed before the begining of the. next record is reached. To help users to organize large amount of data, a group of related books records is Called "file". The begining of file is identified by "file mark".

and the state of t




fig: Organization of data on magnetic tape.

The first record following a file mark can be used as "header" or "identifier" o for this file "

The Controller of magnetic tape drive enables the excecution of a no-of Control Commands in addition to RIW Commands Control Commands include the following operations: entit de l'apparet de l'ethologies

- => Rewind tape
- => Rewind and upload tape
- -) Erase tape
- > Write tape marker Inthe continue and
- > Forward space one record
- => Backspace one record
- => Forward Space one file
- Dackspace one file.

The tape mark reffered to in operation 'write tape mark" is similar to the file mark except that is used for identifying the begining of the tape.

The end of the tape is sometimes defined by or indentified by [FOT] End of Tape.

Two methods of formatting and using tapes are available. In the first method, the records are variable in length. In the and method is use to fixed-length records, In this Case it is possible to update records in place.

Cartridge Tape System: -

Tape systems, have been developed for backup of on-line disk Storage. One such system use an 8-mm Ve'dio farmat tape housed in Cassette. These units are called "Cartridge tapes". They have Capacities in range of 2 to 5 giga bytes and handle data transfers at the rate of few hundred kilobytes per second. Multiple Cartridge Systems are available that automate the loading and unloading of Cassettes so that lo's of gigabytes of on-line storage can be backed up unattended. from autorige in all brooker when began all

the part of the other than the theory of the state of the

the reagant and purportioned and the reservoir

Computer Organization ((0)


I/o Organization

Syllabus :

- Accessing I/o devices
- Interrupts
 - Intersupt Hardwore
 - Enabling and Disabling Interrupts
 - Handling Multiple devices. V
- Direct Memory Accord V
- Busy
 - Synchronous Bus
 - Asynchronous Bus V
- Interface Circuits V
- Standard I/O Interface /
 - Peripheral Component Interconnect (PCI) Bus
 - Universal Serial Bus (USB)

1) Accessing I/O devices:

- -> The basic feature of a computer is its ability to exchange data with other devices
- -> The bus enables all the devices connected to it to exchange information.
- -> A single bus structure is depicted as



-> But The bus consists of 3 sets of lines

- Address lines
- Data lives
- control lives

- Each I/o device is assigned a unique set of addresses
- When I to device and the memory share the same address space, the arrangement is called Hemory mapped I/O.


Memory-mapped I/o:

- With Hemory-mapped Ilo, any machine instruction that can access memory can be used to transfer data to (2) from an I/o device.

Example:

MOVE DATAIN, RO (Input Device to Processor Register)
MOVE RO, DATAOUT (Processor Register to Output Davice)

- The I/O Interface for an Input device is depicted as




- Here, the address decoder enables the device to recognize its address when this address appears on the address lives.
- The data register holds the data being transferred to (or) from the processor
- The Status register contains information helevant to the operation of the I/O device.

2 Interrupts:

- -> An Interrupt stop the continuous progress of an activity by process.
- -> An Interrupt is a signal to the processor emitted by hardware (or) software Indicating an event that needs immediate attention.
- -> the interruption of the current code the processor is executing.
- -> The bus control line, called interrupt-request line is used for interrupts.

i) Interrupt Hardware;

- -> An I/o device sequests an interrupt by activating a bus line Called interrupt-request.
- -) Most computers are likely to have several I/o devices that can request our interrupt.
-) A single intersupt request line may be used to serve n-devices
- -> An equivalent circuit for an open-drain bus used to implement a common intersupt-request line is depicted as



- -> All devices are connected to the line via switches to ground.
- -> To neguest an interrupt, a device closes its associated switch.
- -> Thus, if all interrupt request signals INTRy to INTRy are inactive, i.e, if all switches are open, the voltage on the interrupt-request line will be equal to Vag.
- -> This is the inactive state of the line.
- -> Since the closing of one (or) more switches will cause the line voltage to drop to 0, the value of INTR is the logical OR of the requeste

from individual devices, i.e,

INTR = INTR, + INTR2 + + INTR,

- -> The INTR signal is active when in the low voltage state.
 - ii) Enabling and Disabling Intersupts:
- -> The sequence of events involved in handling intersupt prequest from a single device core,
 - The device raises an interrupt request.
 - The processor interrupts the program currently being executed.
 - Interrupts are disabled by changing the control bits in the PS (Processor Status register)
 - The device is informed that its neguest has been recognized, and in response, it deactivates the interrupt request signal
 - The action prequested by the interrupt is performed by the interrupt is performed by the
 - Interrupts are enabled and execution of the interrupt program is resumed.

(iii) Handling Multiple devices:

- -> Consider the situation where a number of devices capel capable of initiating intersupts are connected to the processor.
- → Because these devices are operationally independent, there is no definite order in which they will generate interrupts.
- -> This situation is handled by 3 methods.
 - (A) Vectored Interrupts
 - (b) Interrupt Nexting
 - (c) Simultaneous Requests


a) vectored Interrupts:

- -> A device grequesting our interrupt may identify directly to the
- Then the processor can immediately stout executing the corresponding
- -> This Interrupt handling Scheme is known as Vectored Interrupts.

- -> A commonly used scheme is to allocate permanently an area in the memory to hold the addresses of interrupt-service routines.
- -> These addresses are referred as Interrupt vectors, and they are said to constitute the interrupt vector table.
- -> For example, 128 bytes may be allocated to hold a table of 32 interrupt vectors.

b) Interrupt Nesting:

-> Implementation of Interrupt priority using individual interrupt grapust and Acknowledge lines is depicted as




- -> Here, Each of the interrupt neguest lines is assigned a different priority level.
- -> Interrupt prequests preceived over these lines are sent to a priority arbitration circuit in the processor.
- -> A request is accepted only if it has a higher priority level than that currently assigned to the processor.


c) Simultaneous Requests:

- -> Consider the problem of simultaneous assivals of interrupto requests from two (08) more devices.
- -> The processor must have some means of deciding which neguest to service first.
- -> The processor simply accepts the request having the highest priority.
- -> Priority is determined by the order in which the devices are polled, i.e., the polling the status registers of the I/o devices.

-> A Daisy chain priority interrupt Scheme is depicted as,



- -> The Interrupt-request line INTR is common to all devices.
- -> The Intersupt-Acknowledge line INTA, is connected in a daisy-chain fashion.
- -> The INTA Signal propagates sexially through the devices.
- -> when several devices raise an interrupt request and the INTR line is activated, the processor responds by setting the INTA line to 1.
- -> This signal is received by device 1.
- -> Device | passes the signal on to device 2 only if it does not require any service.
- -> In daisy-chain arrangement, the device that is electronically closest to the processor has the highest priority.
- -> The second device along the chain has second highest priority; and sonon.
- -> The arrangement of priority groups is depicted as,




- -> Here, Devices are organized in groups, and each group is connected at a the different priority level.
- -> Within a group, devices are connected in a daisy-chain
- -> This organization is used in many computer systems.

(3) DMA: (Direct Hemory Access)

- -> To transfer large blocks of data at high speed, a special control unit may be provided to allow transfer of a block of data directly between an external device and the main memory, without continuous intervention by the processor.
- -> This approach is called Direct Memory Access (DMA)
- -> DMA transfers are performed by a control unit that is part of the I/O device interface, called DMA controller.


(*) DMA controller;

- -> The DMA controller performs the functions that would normally be corried out by the processor when accessing the main memory.
- -> For each word transferred, it provides the memory address and all the bus signals that are control data transfer.
- -> Although the DMA controller can transfer data without intervention by the processor, its operation must be under the combot of a program executed by the processor.
- -> The Registers used in DMA Controller are depicted as,



-> The use of BMA controllers in a computer System is depicted as,

4.8




(*) Bus Arbitration.

- -> The device that is allowed to initiate data transfers on the bus at any given time is called the Bus Haster.
- -> Bus addition is the process by which the next device to become the bus marter is selected and bus martership is transferred to it
- -> The Belection of the bus marter must take into account the needs of various devices by establishing a polosity system for gaining access to the bus.
- -> There are two approaches to bus asbit ration
 - (1) Centralized Albitration
 - (ii) Distributed Arbitration

(i) Centralized Adoitration:

- -> In this approach, a single bus arbiter performs the graquired arbitration.
- -> A simple arrangement of for bus arbitration using a daisy chain is depicted as



→ In this case, the processor is normally the bus marter unless it grants bus martership to one of the DMA controllers.

-> A DHA controller indicates that it needs to become the bus marker by activating the Bus-Request line, BR

→ When Bust Request is activated, the processor activates the Bust Grant Signal BGI, and this signal is connected to all DMA controllers using a daisy-chair arrangement.

→ The current bus master indicates to all devices that it is using the bus by activating another open-collector line called Bus Busy, BBSY

-> Hence, after neceiving the Bus-Grant signal, a DMA controller waits for Bus-Busy to become machine, then assumes martirship of the bus.


-> At this time, it activates Bus-Busy to prevent other devices from using the bus at the same time.

(ii) Distributed Arbitration:

- -> It the approach, all devices pasticipate in the selection of the next
- -> Distributed arbitration means that all devices waiting to use the bus have equal responsibility in carrying out the arbitration process, without using a central arbiter.

-> A distributed arbitration Scheme is depicted as,






- -> Each device on the bus is assigned a 4-bit identification number.
- → When one (or) more devices neguest the bus, they assest the
 Start-Arbitration signal and place their 4-bit ID numbers on four
 Open-collector lines, ARBO through ARBS
- -> A winner is selected as a result of the interaction among the signals transmitted over these lines by all contenders.
- -> The net outcome is that the code on the four lines represents the request that has the highest ID number.

(4) BUSES .

- -> The processor, main memory, and I/o devices can be interconnected by means of a Common bus.
- -> The Bus primary function is to provide a communication path for the transfer of data.
- -> The bus includes the lines needed to support interrupts and arbitration.
- -> The bus lines used for transferring data may be grouped into three types.
 - data lines
 - address lives
 - control lines
- In any data transfer operation, one device plays the mole of a maxter.
- This is the device that initiates data transfers by issuing read (or) write Commands on the bus, hence, it may be called an initiator.
- Normally, the processor (00) devices with DMA capability become
- The device addressed by the master is greferred to as a slave (or target

(1) Synchronous Bus;

- In a synchronous bus, all devices derive timing information from a Common clock line.
- Equally spaced pulses on this line define equal time intervals.
- In the Simplest form of a synchronous bus, each of these intervals constitutes a bus cycle during which one data transfer can take place.
- Timing of an input transfer on a Synchronous bus is depicted as




- > -> The address and datalines one high and low at the same time.
 - → This is a Common convention indicating that some lines are high and the some low, depending on the particular address (or) data pattern being transmitted.

-> The crossing points indicate the times at which these patterns change.

-> A Signal line is an indeterminate (or) high-impedance state is represented by an intermediate level half-way between the low and high signal levels.

(11) Asynchronous Bus;


- -> An alternative scheme for controlling data transfer on the bug is based on the use of a handshake between the master and the slave.
- -> Hand shake control of data transfer during an input operation is depicted as,



- -> The Common clock is replaced by two timing control lines
 Master-Ready
 Slave-Ready
- -> The first is asserted by the master to indicate that it is nearly for a transaction, and the second is a nexpose from the slave.

- -> In principle, a data transfer controlled by a handshake proceeds as,
 - The master places the address and command information on the bus.
 - Then it indicates to all devices that it has done so by activiting the Haster-ready line.
 - This causes all devices on the bus to decode the address.
 - The selected slave performs the required operation and informs the processor it has done so by activating the Slave-ready line
 - The master waits for Slave-ready to become asserted before it removes its signals from the bus.
 - In the case of a gread operation, it also strobes the data into its input buffer.

-> Hand shake control of data transfer during an output operation is depicted as



-> In this case, the master places the output data on the data lines at the same-time that it transmits the address and command information.

-> The scheded slave strobes the data into its output buffer when it receives the Haster-ready signal and indicates that it has done so by setting the Stave-ready signal to 1.


-> The remainder of the cycle is identical to the input operation.

(5) Interface Circuits:

- -> An I/o interface consists of the circuitry required to connect an I/o device to a computer bus.
- -> On one side of the interface, we have the bus signals for address, data and control.
- -> On the otherside we have a data path with its associated controls to transfer data between the interface and the I/o device.
- -> This is called a post.
- -> It can be classified as
 - is Parallel Post
 - (ii) Serial Port
 - -> A parallel post transfer data in the form of a number of bits, typically 8 (08) 16, simultaneously to (08) from the device.
- -> A Serial post transmits and neceives data one bit at a time
- -> Communication with the bus is the same for both formate, the conversion from the parallel to the serial format, and vice versa, takes place inside the interface circuit.

(i) Parallel Post

- -> A parallel port is a type of interface found on computers, for connecting
- -> The name refers to the way the date is sent
- -> parallel posts send multiple bits of data at once,
- -> A general 8-bit parallel interface is depicted as,




-> Data lines P7 through Po can be used for either input (0) output purposes.

-> For increased flexibility, the circuit makes it possible for some lines to have serve as inputs and some lines to serve as outputs, under program control.

- -> The DATAOUT register is connected to these lines via three-state drivers that are combolled by a data direction register, DDR.
- -> For a given bit, it the DDR value is 1, the corresponding datalines acts as an output line, otherwise, it acts as an input line.
- -> Two lines (1 and C2, one provided to control the interaction between the interface circuit and the I/o device it server.
 - -> Line CE is bidirectional to provide several different modes of signaling, including the handshake
 - → The Ready and Accept lives are the handshake control lives on the processor bus side, and hence would be connected to Master-ready and Slave-ready.
 - -> The input signal My-address should be connected to the output ofan address decoder that recognizes the address assigned to the interface.
 - -> An interrupt request output, INTR, is also provided.
 - -> It should be connected to the interrupt-request line on the computer bus.

(ii) Sexial Post:

- -> A Serial post is used to connect the processor to I/o devices that require transmission of data one bit at a time.
- -> The Key feature of an interface circuit for a serial post is that it is Capable of Communicating in a bit-serial fashion on the device side and in a bit-parallel fashion on the bus side.
- -> The transformation between the parallel and serial formats is achieved with shift registers that have parallel access capability.
 - -> A Serial interface is depicted as,




- -> It includes the familian DATAIN and DATAOUT registers.
- -> The input shift register accepts bit-serial input from the I/o device.
- -> when all 8 bits of data have been received, the condents of this shift regular are loaded in parallel into the DATAIN register.
- -> Similarly, output data in the DATAOUT register are loaded into the output shift register, from which the bits are shifted out and sent to the Ho device.

@ Standard Ilo Interfaces:

- -> A different interface may have to be designed for every combination of I/o device and computer, resulting in many different interfaces.
- -> The most practical solution is to develop standard interface signals and protocols
- -> The two buses are interconnected by a circuit, which we will call a bridge, that translates the signals and protocols of one bus into those of the other.
- -> The different standard I/O Interfaces are,
 - (i) PCI bus
 - (ii) SCSI bus
 - (iii) USB
 - → PCI Peripheral component Interconnect

 SCSI Small Computer System Interface
 - USB Universal Serial Bus
 - -> An example of a computer system using different interface standards is depicted as,




- -> ISA Industry Standard Architecture IDE - Integrated Device Electronics
- -> The PCI standards defines an expansion but on the motherboard.
- -> SCSI and USB are used for connecting additional devices, both inside and outside the computer box.

(i) PCI (Peripheral Component Interconnect) Bus:

- -> The PCI bus is a good example of a system bus that grewout of the need for standardization.
- -> It supposts the functions found on a processor bys but in a standardized format that is independent of any particular processos.
- -> Devices connected to the PCI bus appear to the processed as if they were connected directly to the processor bus.
- -> They are assigned addresses in the memory address space of the Processor.

Data transfer:

- -> when the processor specifies an address and sequests a read operation from the main memory, the memory responds by sending a sequence of data words starting at that address.
- -> Similarly, during a write operation, the processor sends a memory address followed by a sequence of data words, to be written in Successive memory locations stanting at that address.
- -> The PCI is designed primarily to support this mode of operation.
- -> A read (or) write operation involving a single word is simply treated as a burst of length one.
- -> The use of a PCI bus in a Computer System is deficted as,



-> The PCI bridge provides a seperate physical connection for the main memory.

-> For electrical reasons, the bus may be further divided into segments

Connected via boldges.

→ However, regardless of which bus segment a device is connected to, it may still be mapped into the processor's memory address space

-> The Data Transfer Signals on the PCI bus is given as

Name	Function
CLK	A 33-MHz for) 66-MHz clock
FRAME#	Sent by the initiator to indicate the dwintion of a transaction
AD	32 address/data lines, which may be optionally increased to 64
C/BE#	4 Command Byte-Enable lines (8 for 64-bit bus)
IRDY#, TRDY#	Initiator-Ready, Target-leady Signals
IDSEL#	Initialization Device Select

Device Configuration:

- -> The PCI simplifies the process by incorporating in each I/o device interface a small Configuration ROM memory that stores information about that device.
- -> The configuration RoMs of all devices are accessible in the configuration address space.
- -> The PCI initialization software reads these ROMs whenever the system is powered up (ex) reset.
- → In each case, it determines whether the device is a printer, a keyboard, on Ethernet Interface, (or) a disk controller.

Electrical characteristics:

- -> The PCI bus has been defined for operation with either a 5-V (r) 3.3V power Supply.
- -> The motherboard may be designed to operate with either signaling system.
- -> Connectors on expansion boards are designed to ensure that they can be plugged only to a compatible motherboard.

(ii) SCSI Bus !


- -> SCSI stands to Small Computer System Interface.
- National Standards Institute) under the designation X3.121
- → In the original specifications of the standard, devices such as disks are connected to a computer via a 50-wire cable, which can be upto 25 meters in length and can transfer data at rates up to 5 megabytes/s

-> A SCSI bus may have & datalines, in which case it is called a narrow bus and transfers data one byte at a time.

- -> A wide SCSI bus has 16 data lines and transfers data 16-bits at a time.
- -> The SCSI bus standard has undergone many revisions, and its data transfer capability has increased very rapidly, almost doubling every two years.
 - -> SCSI-2, SCSI-3 have been defined, and each has Several options.
- -> The different SCSI bus signals are
 - DB (Data lines)
 - DB(P) (Parity bit for the data bus)
 - Bsy (Busy)
 - SEL (Selection)
 - C/D (control/ Data)
 - MSG (Herrage)
 - REQ (Request)
 - -ACK (Acknowledge)
 - Ilo (Input/Output)
 - ATN (Attention)
 - RST (Reset)

(ii) USB (Universal Serial Bus):

- → A simple, low-cost mechanism to connect the devices to the computer is possible using USB.
- -> The USB Supports two speeds of operation
 - * Low-speed (1.5 mb/s)
 - * Full-speed (12 Mb/s)
- -> The recent development is USB 2.0
- -> The USB has been designed to meet several key objectives.
 - provide a simple, low-cost, and easy to use interconnection
 - Accommodate a wide grange of data transfer characteristics for I/o devices, including telephone and Internet Connections.
 - Enhance wer convenience through a "plug-and-play" mode of
- -> USB Tree structure is depicted as,




- -> To accommodate a large number of devices that can be added (or) removed at any time, the USB has the tree structure.
- -> Each node of the tree has a device called a hub, which acts as an intermediate comprol point between the host and the I/o devices.
- -) At the root of the tree, a root hub connects the entire tree to the
- -> The leaves of the tree are the Ilo devices being served (for example, Keyboard, Internet connection, speaker br) digital TV), which are called functions in USB terminology.


USB protocols:

- -> All information transferred over the USB is organized in packets, where a packet consists of one (or) more bytes of information.
- -> The information disselect transferred on the USB can be divided into two broad categories.

- Control

- -> Control packets perform such tasks as addressing a device to initiate data transfer, acknowledging that data have been received correctly, (or) indicating error.
- -> Data packets carry information that is delivered to a device.
- -> A packet contains one or more fields with different Kinds of information.
- -> The first field of any packet is called the packet identifier, PID, which identifies the type of that packet
- -> USB packet formats is depicted as,






-> ADDR - Address

ENDP - Ending Packet


CRC - Cyclic Redundancy Check

Isochronous Traffic on USB;

- -> One of the Key objectives of the USB is to support the transfer of isochronous data, such as sample voice, in a simple manner.
- -> Devices that generate (ox) receive isochronous data require a time reference to control the sampling process.
- -> To provide this reference, transmission over the USB is divided into frames of equal length.
- -> A frame is 1 ms long for full and low speed data.
- -> The root hub generales a Start of Frame (Sof) control packet precisely once every 1 ms to mark the beginning of a new frame.
- -> USB frames depicted as,



(a) SOF Packet



(1) Frame Example

Electrical characteristics,

- -> The cables used for USB connections consists of four wises -Two are used to carry power, +5V and Ground.
 - The other two wires are used to carry data


- 1 Discuss about Single bus Structure. page 4.1
 - 2 Explain about Memory-mapped I/o. Page 4.2
 - (3) What is programmed I/0?

Programmed Ilo:

-> Programmed I/o is a method of transferring data between the CPU and a peripheral.

Advantages:

- -> I/O Command is issued by the processor to the respective I/o module.
- -> Requested I/o instruction is executed at the earliest.
- -> I/o module switches to the next task as soon as it completes the task. Disadvantages;
 - -> Processor has to wait until the I/o module is ready for performing
 - -> Processor have to Interrogate several times negarding the status of I/o module.
 - (1) What is interrupt initiated data transfer ?
 - Interrupt-initiated Data transfer: -> When the I/O device is ready to transfer data, instead CPU Keep asking, does not check the flag.
 - -> When the flag in the interface is set, the interface will initiate an interrupt, and the CPU will drops what it is doing and do the
 - -> Until the I/o transfer is done, it returns to what it was doing



- 3 DIACUS Daisy-chain priority Interrupt page 4.6
- @ Explain a) Interrupt b) Exception
 - a) page 4.3
 - b) Exception:
 - -> An exception is an abnormal (er) unusual termination
 - -> An exception is a condition that negults from software and prevents the processor from executing the current instruction stream.
 - -> It affects the normal execution of an instruction.
- @ What is DMA? page 4.7
- (8) What is the need for Bus Arbitration? page 4.8
- 1 Discuss handshaking (or) Asynchronous Data transfer (or) Asynchronous Bus page 4.12
- (10) Explain PCI bus. page 4.19
- (I) Explain SCSI bus. page 4.21
- (2) Explain USB. page 4.22

ANNAMACHARYA INSTITUTE OF TECHNOLOGY AND SCIENCES::KADAPA

(AUTONOMOUS)

B.Tech II Year 1 Semester (HM23) Regular Examinations, November 2024
DIGITAL LOGIC AND Company One ANIZATION DIGITAL LOGIC AND COMPLETER ORGANIZATION

(Computer Science & Engineering)

Time: 3 hours

Max. Marks: 70

- Note: I. Question Paper consists of two parts (Part-A and Part-B) 2. In Part-A, each question carries two marks.
 - 3. Answer ALL the questions in Part-A and Part-B

PART-A (Compulsory Question)

0.00	active it decoders and an inter-	co	Bloom: Level
	College And Andreas Anna Anna Anna Anna Anna Anna Anna An	COI	L4
c)	Compare Combinational and Sequential I	COI	L6
d)	Distinguish between multiprocessors and multicomputers.	CO2	L4
e)	Explain multiplication of positive numbers with an example.	CO2	L4
f)	What is hardwired control? Explain.	CO3	L2
g)	What is cache memory? How to measure its performance?	CO3	L2
h)	Write about secondary storage devices.	CO4	LI
i)	List the types of interrupts.	CO4	LI
		COS	LI
31	Compare Parallel and serial ports of an interface circuit.	COS	L4

PART-B Answer five questions by choosing one question from each unit ($5 \times 10 = 50 \text{ Marks}$)

			Marks	со	Blooms
		UNIT-I			
Q.2.	a.	Explain briefly about floating point data representation.	5M	COI	L2
	b.	Solve the following by converting into required form: (i)(F3B) ₁₆ =() ₁₀ (ii)(53) ₁₀ =() ₂	5M	COI	L6
		OR			
Q.3.		Simplify the POS expression using K-map method, $F = \pi(0,1,4,5,6,8,9,12,13,14)$	10M	cot	L4
-0		UNIT-II			
Q.4.		With a neat diagram, explain the operation of Binary and Ripple counters.	10M	CO2	1.2
		OR			
Q.5	. a.	Define Computer, Explain the various Functional units of a Computer with the help of a block diagram.	SM	CO2	L2

Subje	b. What is a bus? Explain the bus structure for connecting different			HM2
	b. What is a bus? Explainer. components in a computer. UNIT-III Design the flowchart and explain about the addition and subtraction	SM	CO2	1.2
	the Rowchart and explain or and subsection			
Q.6.	l tessithm OR	Para training	CO3	1.6
	Explain the execution of a complete instruction with the help of			
Q.7.	Explain the execution of a complete instruction with the help of example.	10M	CO3	L2
	Define RAM and ROM. Explain the various types of ROM with near		1	136
Q.S.	Define RAM and ROM. Explain of ROM with near diagrams.	10M	CO4	Lì
	the land memory.			
Q.9.	Discuss in detail about virtual memory. UNIT-V	10M	CO4	L4
500			5/5c-cs/	
201	the diagram of typical DMA	The second second		
	Construct and explain the block diagram of typical DMA controller.	100	COS	12
.10.	Construct and explain the block diagram of typical DMA controller. OR	100	CO5	£3



ANNAMACHARYA INSTITUTE OF TECHNOLOGY & SCIENCES :: KADAPA (AUTONOMOUS)

SET- A

B.Tech II Year I Semester (HM23) Pre-Final Examinations, OCT-2024

SUBJECT: DIGITAL LOGIC & COMPUTER ORGANIZATION (23HES0402)

BRANCH: CSE-A,B, & C

Time: 3hrs Max. Marks: 70

PART-A

$(10 \times 02 = 20M)$ Answer all the following questions

20M

- 1. Convert (A4B.59E)₁₆ to equivalent Octal number.
- 2. Calculate $(9)_{10}$ - $(15)_{10}$ using 2's complement.
- 3. Differentiate between Decoder and Multiplexer.
- 4. Compare Combinational and Sequential Logic circuits.
- 5. Write any three differences between Multiprocessors and Multicomputers.
- 6. List the rules for floating point addition and subtraction.
- 7. Write a short notes on Secondary storage devices.
- 8. Define Virtual memory.
- 9. Compare Parallel and serial ports of an interface circuit.
- 10. What is an Interrupt.

PART-B

Answer the following questions (05x10=50M)

50M

11. Convert the following into required form:

```
(i)(F3B)_{16} = ()_{10}
(ii)(53)_{10} = ()_2
(iii)(257)_8 = ()_2
(iv)(1BB)_{16} = ()_2
(v)(1101101)_2 = ()_8
```

- 12. Simplify the POS expression using K-map method. $F = \pi(0,1,4,5,6,8,9,12,13,14)$
- 13. What are the steps for Flip-flop Conversions. Perform the conversion of T-Flip-Flop to a) S-R Flip-Flop
 - b) J-K Flip-Flop

(OR)

- 14. Define Computer. Explain the various Functional units of a Computer with the help of a block diagram.
- 15. Explain the Booth's Multiplication algorithm in detail.

- 16. Explain the execution of a complete instruction with the help of example.
- 17. Define RAM and ROM. Explain the various types of ROM with neat diagrams.

- 18. Discuss the use of Cache memory with neat diagram.
- 19. Draw and explain the block diagram of typical DMA controller.

(OR)

20. Define Interface circuit. Write about three Standard I/O Interface devices.



ANNAMACHARYA INSTITUTE OF TECHNOLOGY & SCIENCES :: KADAPA (AUTONOMOUS)

SET-B

B.Tech II Year I Semester (HM23) Pre-Final Examinations, OCT-2024

SUBJECT: DIGITAL LOGIC & COMPUTER ORGANIZATION (23HES0402)

BRANCH: CSE-A,B, & C

Time: 3hrs Max. Marks: 70

PART-A

Answer all the following questions $(10 \times 02=20M)$

20M

- 1. Convert (543.326)₈ to equivalent Hexadecimal number.
- 2. Calculate $(12)_{10}$ - $(14)_{10}$ using 2's complement.
- 3. Write about the Universal Logic gates with functions and Truth tables.
- 4. Compare Binary and Ripple counters.
- 5. Write about signed-operand multiplication.
- 6. What is bit pair recoding in Fast multiplication.
- 7. Write a short note on RAM and ROM.
- 8. Define Cache memory.
- 9. Compare Synchronous and Asynchronous Buses.
- 10. What are I/O devices.

PART-B

Answer the following questions (05x10=50M)

50M

11. Convert the following into required form:

```
(i)(F3B)_{16} = ()_2
(ii)(53)_{10} = ()_8
(iii)(257)_8 = ()_{16}
(iv)(1BB)_{16} = ()_8
(v)(1101101)_2 = ()_{10}
```

13. Simplify the SOP expression using K-map method. $F = \sum (1,3,5,6,8,11,13,15)$

13. What are the steps for Flip-flop Conversions. Perform the conversion of D-Flip-Flop to a) S-R Flip-Flop

b) J-K Flip-Flop

(OR)

- 14. Define Computer. Explain the Generations of a Computer in detail.
- 15. Explain the Addition and Subtraction algorithm with a neat sketch.

(OR)

- 16. Explain the Multiple Bus Organization with neat diagram.
- 17. Write about Memory Management Requirements in detail.

(OR)

- 18. Discuss the use of Virtual memory with neat diagram.
- 19. Explain how I/O devices are Accessed using a block diagram.

(OR)

20. What is an Interrupt. Write the Processor examples in which how interrupts are handled.